{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492983188056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492983188056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:33:06 2017 " "Processing started: Sun Apr 23 17:33:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492983188056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983188056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983188056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492983188446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492983188446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(406) " "Verilog HDL warning at processor.v(406): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 406 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(407) " "Verilog HDL warning at processor.v(407): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(418) " "Verilog HDL warning at processor.v(418): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(419) " "Verilog HDL warning at processor.v(419): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 419 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(425) " "Verilog HDL warning at processor.v(425): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 425 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(426) " "Verilog HDL warning at processor.v(426): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(432) " "Verilog HDL warning at processor.v(432): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(433) " "Verilog HDL warning at processor.v(433): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 433 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(439) " "Verilog HDL warning at processor.v(439): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 439 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(440) " "Verilog HDL warning at processor.v(440): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(446) " "Verilog HDL warning at processor.v(446): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 446 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(447) " "Verilog HDL warning at processor.v(447): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 447 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(453) " "Verilog HDL warning at processor.v(453): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 453 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(454) " "Verilog HDL warning at processor.v(454): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 454 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(460) " "Verilog HDL warning at processor.v(460): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 460 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(461) " "Verilog HDL warning at processor.v(461): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(467) " "Verilog HDL warning at processor.v(467): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(468) " "Verilog HDL warning at processor.v(468): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 468 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(473) " "Verilog HDL warning at processor.v(473): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 473 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(474) " "Verilog HDL warning at processor.v(474): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 474 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(479) " "Verilog HDL warning at processor.v(479): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 479 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(480) " "Verilog HDL warning at processor.v(480): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 480 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(485) " "Verilog HDL warning at processor.v(485): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 485 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(486) " "Verilog HDL warning at processor.v(486): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 486 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(491) " "Verilog HDL warning at processor.v(491): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 491 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(492) " "Verilog HDL warning at processor.v(492): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 492 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(497) " "Verilog HDL warning at processor.v(497): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 497 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(498) " "Verilog HDL warning at processor.v(498): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(503) " "Verilog HDL warning at processor.v(503): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 503 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(504) " "Verilog HDL warning at processor.v(504): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 504 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(509) " "Verilog HDL warning at processor.v(509): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 509 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(510) " "Verilog HDL warning at processor.v(510): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 510 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(515) " "Verilog HDL warning at processor.v(515): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 515 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(516) " "Verilog HDL warning at processor.v(516): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 516 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(521) " "Verilog HDL warning at processor.v(521): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 521 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(522) " "Verilog HDL warning at processor.v(522): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 522 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(527) " "Verilog HDL warning at processor.v(527): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(528) " "Verilog HDL warning at processor.v(528): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 528 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(533) " "Verilog HDL warning at processor.v(533): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 533 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(534) " "Verilog HDL warning at processor.v(534): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 534 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(539) " "Verilog HDL warning at processor.v(539): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 539 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(540) " "Verilog HDL warning at processor.v(540): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 540 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(545) " "Verilog HDL warning at processor.v(545): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 545 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(546) " "Verilog HDL warning at processor.v(546): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 546 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(551) " "Verilog HDL warning at processor.v(551): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 551 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(552) " "Verilog HDL warning at processor.v(552): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 552 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(557) " "Verilog HDL warning at processor.v(557): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 557 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(558) " "Verilog HDL warning at processor.v(558): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 558 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(563) " "Verilog HDL warning at processor.v(563): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 563 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(564) " "Verilog HDL warning at processor.v(564): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(569) " "Verilog HDL warning at processor.v(569): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 569 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(570) " "Verilog HDL warning at processor.v(570): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 570 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(575) " "Verilog HDL warning at processor.v(575): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(576) " "Verilog HDL warning at processor.v(576): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(581) " "Verilog HDL warning at processor.v(581): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(582) " "Verilog HDL warning at processor.v(582): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 582 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(587) " "Verilog HDL warning at processor.v(587): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 587 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(588) " "Verilog HDL warning at processor.v(588): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 588 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(595) " "Verilog HDL warning at processor.v(595): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 595 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(596) " "Verilog HDL warning at processor.v(596): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 596 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(601) " "Verilog HDL warning at processor.v(601): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 601 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(602) " "Verilog HDL warning at processor.v(602): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 602 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(606) " "Verilog HDL warning at processor.v(606): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 606 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(607) " "Verilog HDL warning at processor.v(607): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 607 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 46 46 " "Found 46 design units, including 46 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_register_FD " "Found entity 2: pipeline_register_FD" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_register_DX " "Found entity 3: pipeline_register_DX" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_register_XM " "Found entity 4: pipeline_register_XM" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeline_register_MW " "Found entity 5: pipeline_register_MW" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "6 instruction_decoder " "Found entity 6: instruction_decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu_32b " "Found entity 7: alu_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile_32b " "Found entity 8: regfile_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "9 register_32b " "Found entity 9: register_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_64b " "Found entity 10: register_64b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "11 mult_div_32b " "Found entity 11: mult_div_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "12 multiplier_32b " "Found entity 12: multiplier_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "13 divider_32b " "Found entity 13: divider_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter32 " "Found entity 14: counter32" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "15 carry_select_adder_32b " "Found entity 15: carry_select_adder_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "16 carry_select_adder_64b " "Found entity 16: carry_select_adder_64b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "17 full_adder_1b " "Found entity 17: full_adder_1b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "18 slow_adder_8b " "Found entity 18: slow_adder_8b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "19 carry_select_subtracter_32b " "Found entity 19: carry_select_subtracter_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "20 inverter_32b " "Found entity 20: inverter_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "21 inverter_64b " "Found entity 21: inverter_64b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "22 and_32b " "Found entity 22: and_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "23 or_32b " "Found entity 23: or_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "24 sll_32b " "Found entity 24: sll_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1083 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "25 sra_32b " "Found entity 25: sra_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "26 left_shift_1b " "Found entity 26: left_shift_1b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "27 left_shift_2b " "Found entity 27: left_shift_2b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "28 left_shift_4b " "Found entity 28: left_shift_4b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "29 left_shift_8b " "Found entity 29: left_shift_8b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "30 left_shift_16b " "Found entity 30: left_shift_16b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "31 right_shift_1b " "Found entity 31: right_shift_1b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "32 right_shift_2b " "Found entity 32: right_shift_2b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "33 right_shift_4b " "Found entity 33: right_shift_4b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "34 right_shift_8b " "Found entity 34: right_shift_8b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "35 right_shift_16b " "Found entity 35: right_shift_16b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "36 equal_to_checker_32b " "Found entity 36: equal_to_checker_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "37 equal_to_checker_6b " "Found entity 37: equal_to_checker_6b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "38 equal_to_checker_5b " "Found entity 38: equal_to_checker_5b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "39 rshift1_64b " "Found entity 39: rshift1_64b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "40 mux_4_32b " "Found entity 40: mux_4_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "41 mux_4_5b " "Found entity 41: mux_4_5b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "42 mux_8_32b " "Found entity 42: mux_8_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "43 mux_8_1b " "Found entity 43: mux_8_1b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "44 decoder_32b " "Found entity 44: decoder_32b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "45 decoder_8b " "Found entity 45: decoder_8b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""} { "Info" "ISGN_ENTITY_NAME" "46 decoder_4b " "Found entity 46: decoder_4b" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(56) " "Verilog HDL Implicit Net warning at skeleton.v(56): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(149) " "Verilog HDL Implicit Net warning at skeleton.v(149): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(150) " "Verilog HDL Implicit Net warning at skeleton.v(150): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(150) " "Verilog HDL Implicit Net warning at skeleton.v(150): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_XS_eq_rd_WS processor.v(75) " "Verilog HDL Implicit Net warning at processor.v(75): created implicit net for \"rd_XS_eq_rd_WS\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198149 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(132) " "Verilog HDL Instantiation warning at skeleton.v(132): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492983198165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(133) " "Verilog HDL Instantiation warning at skeleton.v(133): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492983198165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492983198336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 skeleton.v(144) " "Verilog HDL assignment warning at skeleton.v(144): truncated value with size 7 to match size of target (6)" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983198336 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(23) " "Output port \"VGA_SYNC\" at skeleton.v(23) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492983198352 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983198399 ""}  } { { "pll.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983198399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983198445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983198445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:player1_processor " "Elaborating entity \"processor\" for hierarchy \"processor:player1_processor\"" {  } { { "skeleton.v" "player1_processor" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_data processor.v(67) " "Verilog HDL or VHDL warning at processor.v(67): object \"debug_data\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 "|skeleton|processor:player1_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 processor.v(91) " "Verilog HDL assignment warning at processor.v(91): truncated value with size 19 to match size of target (18)" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 "|skeleton|processor:player1_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_5b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker " "Elaborating entity \"equal_to_checker_5b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\"" {  } { { "processor.v" "rs_XS_eq_rd_MS_checker" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_subtracter_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0 " "Elaborating entity \"carry_select_subtracter_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\"" {  } { { "processor.v" "subtracter0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter " "Elaborating entity \"inverter_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\"" {  } { { "processor.v" "b_inverter" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0 " "Elaborating entity \"carry_select_adder_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\"" {  } { { "processor.v" "adder0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_adder_8b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder " "Elaborating entity \"slow_adder_8b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\"" {  } { { "processor.v" "first_8b_adder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\|full_adder_1b:loop1\[0\].a_full_adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\|full_adder_1b:loop1\[0\].a_full_adder\"" {  } { { "processor.v" "loop1\[0\].a_full_adder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983198461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:player1_processor\|instruction_decoder:instruction_decoder_FS " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:player1_processor\|instruction_decoder:instruction_decoder_FS\"" {  } { { "processor.v" "instruction_decoder_FS" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32b processor:player1_processor\|register_32b:program_counter_register " "Elaborating entity \"register_32b\" for hierarchy \"processor:player1_processor\|register_32b:program_counter_register\"" {  } { { "processor.v" "program_counter_register" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:player1_processor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:player1_processor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983199413 ""}  } { { "imem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983199413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983199459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983199459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199459 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/imem.v" 84 0 0 } } { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 99 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 67 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1492983199459 "|skeleton|processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_FD processor:player1_processor\|pipeline_register_FD:my_pipeline_register_FD " "Elaborating entity \"pipeline_register_FD\" for hierarchy \"processor:player1_processor\|pipeline_register_FD:my_pipeline_register_FD\"" {  } { { "processor.v" "my_pipeline_register_FD" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_32b processor:player1_processor\|regfile_32b:my_regfile " "Elaborating entity \"regfile_32b\" for hierarchy \"processor:player1_processor\|regfile_32b:my_regfile\"" {  } { { "processor.v" "my_regfile" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32b processor:player1_processor\|regfile_32b:my_regfile\|decoder_32b:writeDecoder " "Elaborating entity \"decoder_32b\" for hierarchy \"processor:player1_processor\|regfile_32b:my_regfile\|decoder_32b:writeDecoder\"" {  } { { "processor.v" "writeDecoder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_5b processor:player1_processor\|mux_4_5b:regfile_S2_mux " "Elaborating entity \"mux_4_5b\" for hierarchy \"processor:player1_processor\|mux_4_5b:regfile_S2_mux\"" {  } { { "processor.v" "regfile_S2_mux" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_DX processor:player1_processor\|pipeline_register_DX:my_pipeline_register_DX " "Elaborating entity \"pipeline_register_DX\" for hierarchy \"processor:player1_processor\|pipeline_register_DX:my_pipeline_register_DX\"" {  } { { "processor.v" "my_pipeline_register_DX" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32b processor:player1_processor\|alu_32b:my_ALU " "Elaborating entity \"alu_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\"" {  } { { "processor.v" "my_ALU" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32b processor:player1_processor\|alu_32b:my_ALU\|and_32b:and0 " "Elaborating entity \"and_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|and_32b:and0\"" {  } { { "processor.v" "and0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32b processor:player1_processor\|alu_32b:my_ALU\|or_32b:or0 " "Elaborating entity \"or_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|or_32b:or0\"" {  } { { "processor.v" "or0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_32b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0 " "Elaborating entity \"sll_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\"" {  } { { "processor.v" "sll0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_16b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_16b:shifter16 " "Elaborating entity \"left_shift_16b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_16b:shifter16\"" {  } { { "processor.v" "shifter16" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_8b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_8b:shifter8 " "Elaborating entity \"left_shift_8b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_8b:shifter8\"" {  } { { "processor.v" "shifter8" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_4b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_4b:shifter4 " "Elaborating entity \"left_shift_4b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_4b:shifter4\"" {  } { { "processor.v" "shifter4" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_2b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_2b:shifter2 " "Elaborating entity \"left_shift_2b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_2b:shifter2\"" {  } { { "processor.v" "shifter2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_1b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_1b:shifter1 " "Elaborating entity \"left_shift_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_1b:shifter1\"" {  } { { "processor.v" "shifter1" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0 " "Elaborating entity \"sra_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\"" {  } { { "processor.v" "sra0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_16b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_16b:shifter16 " "Elaborating entity \"right_shift_16b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_16b:shifter16\"" {  } { { "processor.v" "shifter16" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_8b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_8b:shifter8 " "Elaborating entity \"right_shift_8b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_8b:shifter8\"" {  } { { "processor.v" "shifter8" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_4b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_4b:shifter4 " "Elaborating entity \"right_shift_4b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_4b:shifter4\"" {  } { { "processor.v" "shifter4" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_2b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_2b:shifter2 " "Elaborating entity \"right_shift_2b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_2b:shifter2\"" {  } { { "processor.v" "shifter2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_1b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_1b:shifter1 " "Elaborating entity \"right_shift_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_1b:shifter1\"" {  } { { "processor.v" "shifter1" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_div_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div " "Elaborating entity \"mult_div_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\"" {  } { { "processor.v" "my_mult_div" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier " "Elaborating entity \"multiplier_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\"" {  } { { "processor.v" "my_multiplier" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|counter32:counter " "Elaborating entity \"counter32\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|counter32:counter\"" {  } { { "processor.v" "counter" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|register_64b:product_register " "Elaborating entity \"register_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|register_64b:product_register\"" {  } { { "processor.v" "product_register" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshift1_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|rshift1_64b:right_shifter " "Elaborating entity \"rshift1_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|rshift1_64b:right_shifter\"" {  } { { "processor.v" "right_shifter" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_6b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|equal_to_checker_6b:is_initial " "Elaborating entity \"equal_to_checker_6b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|equal_to_checker_6b:is_initial\"" {  } { { "processor.v" "is_initial" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter " "Elaborating entity \"inverter_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\"" {  } { { "processor.v" "product_inverter" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\|carry_select_adder_64b:adder0 " "Elaborating entity \"carry_select_adder_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\|carry_select_adder_64b:adder0\"" {  } { { "processor.v" "adder0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983199849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider " "Elaborating entity \"divider_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\"" {  } { { "processor.v" "my_divider" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\|equal_to_checker_32b:divide_by_zero_checker " "Elaborating entity \"equal_to_checker_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\|equal_to_checker_32b:divide_by_zero_checker\"" {  } { { "processor.v" "divide_by_zero_checker" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_32b processor:player1_processor\|alu_32b:my_ALU\|mux_8_32b:data_result_mux " "Elaborating entity \"mux_8_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mux_8_32b:data_result_mux\"" {  } { { "processor.v" "data_result_mux" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1b processor:player1_processor\|alu_32b:my_ALU\|mux_8_1b:overflow_mux " "Elaborating entity \"mux_8_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mux_8_1b:overflow_mux\"" {  } { { "processor.v" "overflow_mux" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_XM processor:player1_processor\|pipeline_register_XM:my_pipeline_register_XM " "Elaborating entity \"pipeline_register_XM\" for hierarchy \"processor:player1_processor\|pipeline_register_XM:my_pipeline_register_XM\"" {  } { { "processor.v" "my_pipeline_register_XM" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:player1_processor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:player1_processor\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983200676 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983200676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983200723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983200723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_MW processor:player1_processor\|pipeline_register_MW:my_pipeline_register_MW " "Elaborating entity \"pipeline_register_MW\" for hierarchy \"processor:player1_processor\|pipeline_register_MW:my_pipeline_register_MW\"" {  } { { "processor.v" "my_pipeline_register_MW" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32b processor:player1_processor\|mux_4_32b:regfile_DW_WS_mux " "Elaborating entity \"mux_4_32b\" for hierarchy \"processor:player1_processor\|mux_4_32b:regfile_DW_WS_mux\"" {  } { { "processor.v" "regfile_DW_WS_mux" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983200723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_to_seven_segment_converter.v 2 2 " "Using design file binary_to_seven_segment_converter.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_seven_segment_converter " "Found entity 1: binary_to_seven_segment_converter" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983202845 ""} { "Info" "ISGN_ENTITY_NAME" "2 numToSegment " "Found entity 2: numToSegment" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983202845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_seven_segment_converter binary_to_seven_segment_converter:comb_155 " "Elaborating entity \"binary_to_seven_segment_converter\" for hierarchy \"binary_to_seven_segment_converter:comb_155\"" {  } { { "skeleton.v" "comb_155" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_seven_segment_converter.v(30) " "Verilog HDL assignment warning at binary_to_seven_segment_converter.v(30): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 "|skeleton|binary_to_seven_segment_converter:comb_149"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_seven_segment_converter.v(36) " "Verilog HDL assignment warning at binary_to_seven_segment_converter.v(36): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 "|skeleton|binary_to_seven_segment_converter:comb_149"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_seven_segment_converter.v(38) " "Verilog HDL assignment warning at binary_to_seven_segment_converter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202845 "|skeleton|binary_to_seven_segment_converter:comb_149"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numToSegment binary_to_seven_segment_converter:comb_155\|numToSegment:seg3_encoder " "Elaborating entity \"numToSegment\" for hierarchy \"binary_to_seven_segment_converter:comb_155\|numToSegment:seg3_encoder\"" {  } { { "binary_to_seven_segment_converter.v" "seg3_encoder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202923 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202938 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(50) " "Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/vga_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/vga_controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WSGN_SEARCH_FILE" "index_identifier_background_two_matrices.v 3 3 " "Using design file index_identifier_background_two_matrices.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 index_identifier_background_two_matrices " "Found entity 1: index_identifier_background_two_matrices" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_ENTITY_NAME" "2 select_indicator_index " "Found entity 2: select_indicator_index" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983202938 ""} { "Info" "ISGN_ENTITY_NAME" "3 calculate_pixel_location " "Found entity 3: calculate_pixel_location" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983202938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_identifier_background_two_matrices vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier " "Elaborating entity \"index_identifier_background_two_matrices\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\"" {  } { { "vga_controller.v" "my_index_identifier" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/vga_controller.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_arrow_block_range index_identifier_background_two_matrices.v(127) " "Verilog HDL or VHDL warning at index_identifier_background_two_matrices.v(127): object \"in_arrow_block_range\" assigned a value but never read" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 "|skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_p1_arrow_range index_identifier_background_two_matrices.v(127) " "Verilog HDL or VHDL warning at index_identifier_background_two_matrices.v(127): object \"in_p1_arrow_range\" assigned a value but never read" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 "|skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_p2_arrow_range index_identifier_background_two_matrices.v(127) " "Verilog HDL or VHDL warning at index_identifier_background_two_matrices.v(127): object \"in_p2_arrow_range\" assigned a value but never read" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 "|skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 index_identifier_background_two_matrices.v(260) " "Verilog HDL assignment warning at index_identifier_background_two_matrices.v(260): truncated value with size 24 to match size of target (8)" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 "|skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 index_identifier_background_two_matrices.v(269) " "Verilog HDL assignment warning at index_identifier_background_two_matrices.v(269): truncated value with size 24 to match size of target (8)" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 "|skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 index_identifier_background_two_matrices.v(273) " "Verilog HDL assignment warning at index_identifier_background_two_matrices.v(273): truncated value with size 24 to match size of target (8)" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 "|skeleton|vga_controller:vga_ins|index_identifier_background_two_matrices:my_index_identifier"}
{ "Warning" "WSGN_SEARCH_FILE" "background_data.v 1 1 " "Using design file background_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 background_data " "Found entity 1: background_data" {  } { { "background_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/background_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983202954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_data vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst " "Elaborating entity \"background_data\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\"" {  } { { "index_identifier_background_two_matrices.v" "background_data_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\"" {  } { { "background_data.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/background_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\"" {  } { { "background_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/background_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983202969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background_data_dark_blue.mif " "Parameter \"init_file\" = \"background_data_dark_blue.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 276480 " "Parameter \"numwords_a\" = \"276480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983202969 ""}  } { { "background_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/background_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983202969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ud1 " "Found entity 1: altsyncram_3ud1" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_3ud1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ud1 vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated " "Elaborating entity \"altsyncram_3ud1\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6aa " "Found entity 1: decode_6aa" {  } { { "db/decode_6aa.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/decode_6aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6aa vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\|decode_6aa:rden_decode " "Elaborating entity \"decode_6aa\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\|decode_6aa:rden_decode\"" {  } { { "db/altsyncram_3ud1.tdf" "rden_decode" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_3ud1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tob " "Found entity 1: mux_tob" {  } { { "db/mux_tob.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/mux_tob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tob vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\|mux_tob:mux2 " "Elaborating entity \"mux_tob\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|background_data:background_data_inst\|altsyncram:altsyncram_component\|altsyncram_3ud1:auto_generated\|mux_tob:mux2\"" {  } { { "db/altsyncram_3ud1.tdf" "mux2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_3ud1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arrow_up_img_data.v 1 1 " "Using design file arrow_up_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arrow_up_img_data " "Found entity 1: arrow_up_img_data" {  } { { "arrow_up_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_up_img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983203172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_up_img_data vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst " "Elaborating entity \"arrow_up_img_data\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\"" {  } { { "index_identifier_background_two_matrices.v" "arrow_up_data_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_up_img_data.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_up_img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_up_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_up_img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arrow_up_data.mif " "Parameter \"init_file\" = \"arrow_up_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203188 ""}  } { { "arrow_up_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_up_img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983203188 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_2lc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_2lc1.tdf" 211 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lc1 " "Found entity 1: altsyncram_2lc1" {  } { { "db/altsyncram_2lc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_2lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lc1 vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component\|altsyncram_2lc1:auto_generated " "Elaborating entity \"altsyncram_2lc1\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_up_img_data:arrow_up_data_inst\|altsyncram:altsyncram_component\|altsyncram_2lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arrow_down_img_data.v 1 1 " "Using design file arrow_down_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arrow_down_img_data " "Found entity 1: arrow_down_img_data" {  } { { "arrow_down_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_down_img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983203235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_down_img_data vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst " "Elaborating entity \"arrow_down_img_data\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\"" {  } { { "index_identifier_background_two_matrices.v" "arrow_down_data_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_down_img_data.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_down_img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_down_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_down_img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arrow_down_data.mif " "Parameter \"init_file\" = \"arrow_down_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203250 ""}  } { { "arrow_down_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_down_img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983203250 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_lrc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_lrc1.tdf" 211 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrc1 " "Found entity 1: altsyncram_lrc1" {  } { { "db/altsyncram_lrc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_lrc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrc1 vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component\|altsyncram_lrc1:auto_generated " "Elaborating entity \"altsyncram_lrc1\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_down_img_data:arrow_down_data_inst\|altsyncram:altsyncram_component\|altsyncram_lrc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arrow_left_img_data.v 1 1 " "Using design file arrow_left_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arrow_left_img_data " "Found entity 1: arrow_left_img_data" {  } { { "arrow_left_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_left_img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983203297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_left_img_data vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst " "Elaborating entity \"arrow_left_img_data\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\"" {  } { { "index_identifier_background_two_matrices.v" "arrow_left_data_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_left_img_data.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_left_img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_left_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_left_img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arrow_left_data.mif " "Parameter \"init_file\" = \"arrow_left_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203297 ""}  } { { "arrow_left_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_left_img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983203297 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_8rc1.tdf" 211 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_8rc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Elaborating entity \"altsyncram_8rc1\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_left_img_data:arrow_left_data_inst\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arrow_right_img_data.v 1 1 " "Using design file arrow_right_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arrow_right_img_data " "Found entity 1: arrow_right_img_data" {  } { { "arrow_right_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_right_img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983203359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_right_img_data vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst " "Elaborating entity \"arrow_right_img_data\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\"" {  } { { "index_identifier_background_two_matrices.v" "arrow_right_data_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_right_img_data.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_right_img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component\"" {  } { { "arrow_right_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_right_img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arrow_right_data.mif " "Parameter \"init_file\" = \"arrow_right_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203359 ""}  } { { "arrow_right_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/arrow_right_img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983203359 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_ruc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_ruc1.tdf" 211 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ruc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ruc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ruc1 " "Found entity 1: altsyncram_ruc1" {  } { { "db/altsyncram_ruc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_ruc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ruc1 vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component\|altsyncram_ruc1:auto_generated " "Elaborating entity \"altsyncram_ruc1\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|arrow_right_img_data:arrow_right_data_inst\|altsyncram:altsyncram_component\|altsyncram_ruc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shakeyshake_img_data.v 1 1 " "Using design file shakeyshake_img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shakeyShake_img_data " "Found entity 1: shakeyShake_img_data" {  } { { "shakeyshake_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/shakeyshake_img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492983203406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shakeyShake_img_data vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst " "Elaborating entity \"shakeyShake_img_data\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\"" {  } { { "index_identifier_background_two_matrices.v" "shakeyshake_data_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component\"" {  } { { "shakeyshake_img_data.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/shakeyshake_img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component\"" {  } { { "shakeyshake_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/shakeyshake_img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file shakeyShake_data.mif " "Parameter \"init_file\" = \"shakeyShake_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203422 ""}  } { { "shakeyshake_img_data.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/shakeyshake_img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983203422 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 19" {  } { { "db/altsyncram_4uc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_4uc1.tdf" 211 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4uc1 " "Found entity 1: altsyncram_4uc1" {  } { { "db/altsyncram_4uc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_4uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4uc1 vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component\|altsyncram_4uc1:auto_generated " "Elaborating entity \"altsyncram_4uc1\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|shakeyShake_img_data:shakeyshake_data_inst\|altsyncram:altsyncram_component\|altsyncram_4uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate_pixel_location vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location " "Elaborating entity \"calculate_pixel_location\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\"" {  } { { "index_identifier_background_two_matrices.v" "my_pixel_location" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_indicator_index vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|select_indicator_index:p1_indicator_selector " "Elaborating entity \"select_indicator_index\" for hierarchy \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|select_indicator_index:p1_indicator_selector\"" {  } { { "index_identifier_background_two_matrices.v" "p1_indicator_selector" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/vga_controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file index_dark_blue.mif " "Parameter \"init_file\" = \"index_dark_blue.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983203469 ""}  } { { "img_index.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983203469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pc1 " "Found entity 1: altsyncram_0pc1" {  } { { "db/altsyncram_0pc1.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/altsyncram_0pc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983203515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983203515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0pc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_0pc1:auto_generated " "Elaborating entity \"altsyncram_0pc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_0pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983203515 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "number seg1_encoder 4 5 " "Port \"number\" on the entity instantiation of \"seg1_encoder\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "binary_to_seven_segment_converter.v" "seg1_encoder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 48 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1492983204467 "|skeleton|binary_to_seven_segment_converter:comb_155|numToSegment:seg1_encoder"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "number seg2_encoder 4 5 " "Port \"number\" on the entity instantiation of \"seg2_encoder\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "binary_to_seven_segment_converter.v" "seg2_encoder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 47 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1492983204467 "|skeleton|binary_to_seven_segment_converter:comb_155|numToSegment:seg2_encoder"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "number seg3_encoder 4 5 " "Port \"number\" on the entity instantiation of \"seg3_encoder\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "binary_to_seven_segment_converter.v" "seg3_encoder" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/binary_to_seven_segment_converter.v" 46 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1492983204467 "|skeleton|binary_to_seven_segment_converter:comb_155|numToSegment:seg3_encoder"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492983209100 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1492983209100 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Div0\"" {  } { { "index_identifier_background_two_matrices.v" "Div0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Div0\"" {  } { { "index_identifier_background_two_matrices.v" "Div0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Mult0\"" {  } { { "index_identifier_background_two_matrices.v" "Mult0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 303 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult5\"" {  } { { "index_identifier_background_two_matrices.v" "Mult5" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult1\"" {  } { { "index_identifier_background_two_matrices.v" "Mult1" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult2\"" {  } { { "index_identifier_background_two_matrices.v" "Mult2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult3\"" {  } { { "index_identifier_background_two_matrices.v" "Mult3" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 250 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Mult4\"" {  } { { "index_identifier_background_two_matrices.v" "Mult4" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983220204 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492983220204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0\"" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 302 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220235 ""}  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 302 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983220235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rkm " "Found entity 1: lpm_divide_rkm" {  } { { "db/lpm_divide_rkm.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/lpm_divide_rkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\"" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220407 ""}  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983220407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0\"" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 303 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220422 ""}  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 303 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983220422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgt " "Found entity 1: mult_tgt" {  } { { "db/mult_tgt.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/mult_tgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220469 ""}  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983220469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|altshift:external_latency_ffs vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492983220641 ""}  } { { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492983220641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492983220719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983220719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "index_identifier_background_two_matrices.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983220734 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492983223199 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1492983223324 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1492983223324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1492983223433 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1492983223433 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] VCC " "Pin \"seg4\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] VCC " "Pin \"seg4\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] VCC " "Pin \"seg4\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] VCC " "Pin \"seg4\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] VCC " "Pin \"seg4\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] VCC " "Pin \"seg4\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] VCC " "Pin \"seg8\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] VCC " "Pin \"seg8\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] VCC " "Pin \"seg8\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] VCC " "Pin \"seg8\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] VCC " "Pin \"seg8\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] VCC " "Pin \"seg8\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492983231173 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492983231173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492983231672 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492983242327 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~6 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~8 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~10 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~12 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_5~16 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_5~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~0 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~0\"" {  } { { "index_identifier_background_two_matrices.v" "Add10~0" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~2 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~2\"" {  } { { "index_identifier_background_two_matrices.v" "Add10~2" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~4 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~4\"" {  } { { "index_identifier_background_two_matrices.v" "Add10~4" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~6 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~6\"" {  } { { "index_identifier_background_two_matrices.v" "Add10~6" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~8 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~8\"" {  } { { "index_identifier_background_two_matrices.v" "Add10~8" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~10 " "Logic cell \"vga_controller:vga_ins\|index_identifier_background_two_matrices:my_index_identifier\|Add10~10\"" {  } { { "index_identifier_background_two_matrices.v" "Add10~10" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/index_identifier_background_two_matrices.v" 256 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983242374 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1492983242374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Documents/final_project-nak/350FinalProject/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/Documents/final_project-nak/350FinalProject/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983242764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492983245041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492983245041 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 150 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1492983245353 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 150 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1492983245353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[0\] " "No output dependent on input pin \"color_select\[0\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[1\] " "No output dependent on input pin \"color_select\[1\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[2\] " "No output dependent on input pin \"color_select\[2\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[3\] " "No output dependent on input pin \"color_select\[3\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[4\] " "No output dependent on input pin \"color_select\[4\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[5\] " "No output dependent on input pin \"color_select\[5\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[6\] " "No output dependent on input pin \"color_select\[6\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[7\] " "No output dependent on input pin \"color_select\[7\]\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final_project-nak/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492983245946 "|skeleton|color_select[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492983245946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13124 " "Implemented 13124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492983245946 ""} { "Info" "ICUT_CUT_TM_OPINS" "258 " "Implemented 258 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492983245946 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1492983245946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12382 " "Implemented 12382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492983245946 ""} { "Info" "ICUT_CUT_TM_RAMS" "464 " "Implemented 464 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492983245946 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1492983245946 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1492983245946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492983245946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492983246040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:34:06 2017 " "Processing ended: Sun Apr 23 17:34:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492983246040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492983246040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492983246040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492983246040 ""}
