Command: /home/users14/ad477306/Verilog/Lab2/./simv -l Lab2_1.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-9_Full64; Runtime version N-2017.12-SP2-9_Full64;  Feb 15 22:12 2023
VCD+ Writer N-2017.12-SP2-9_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
                   0:  in1 = x,  in2 = x,  A1 = x,  A2 = x, NT = x,  |  out1 = x
                  15:  in1 = 0,  in2 = 0,  A1 = x,  A2 = x, NT = x,  |  out1 = x
                  17:  in1 = 0,  in2 = 0,  A1 = 1,  A2 = x, NT = x,  |  out1 = x
                  18:  in1 = 0,  in2 = 0,  A1 = 1,  A2 = 0, NT = 0,  |  out1 = x
                  27:  in1 = 0,  in2 = 0,  A1 = 1,  A2 = 0, NT = 0,  |  out1 = 1
                  30:  in1 = 0,  in2 = 1,  A1 = 1,  A2 = 0, NT = 0,  |  out1 = 1
                  45:  in1 = 1,  in2 = 0,  A1 = 1,  A2 = 0, NT = 0,  |  out1 = 1
                  47:  in1 = 1,  in2 = 0,  A1 = 0,  A2 = 0, NT = 0,  |  out1 = 1
                  60:  in1 = 1,  in2 = 1,  A1 = 0,  A2 = 0, NT = 0,  |  out1 = 1
                  63:  in1 = 1,  in2 = 1,  A1 = 0,  A2 = 1, NT = 0,  |  out1 = 1
$finish called from file "Lab2_1_tb_1.v", line 40.
$finish at simulation time                  750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 75000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Wed Feb 15 22:12:20 2023
