// Seed: 599973405
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri1  id_3
);
  wor  id_5;
  wire id_6;
  tri  id_7;
  wire id_8;
  assign module_1.type_11 = 0;
  assign id_7 = id_0 == (-1);
  assign id_5 = id_7;
  assign id_7 = -1;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output wire id_2,
    input wor id_3,
    output wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output supply1 id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    input wor void id_17,
    input wand id_18,
    input supply1 id_19,
    output tri0 id_20,
    input uwire id_21,
    output wand id_22,
    output wand id_23,
    output tri id_24
);
  always @(id_17, posedge id_10) id_22 = id_8;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_24,
      id_19
  );
  assign id_2 = id_11;
endmodule
