{"vcs1":{"timestamp_begin":1769500225.610657643, "rt":6.69, "ut":6.43, "st":0.19}}
{"vcselab":{"timestamp_begin":1769500232.350090382, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769500232.689092630, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769500225.352841761}
{"VCS_COMP_START_TIME": 1769500225.352841761}
{"VCS_COMP_END_TIME": 1769500232.973238717}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350948}}
{"vcselab": {"peak_mem": 173708}}
