Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sim_1/imports/new/tb_ALU.sv:46]
WARNING: [VRFC 10-3818] variable 'result' is driven by invalid combination of procedural drivers [C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/ALU.sv:33]
WARNING: [VRFC 10-2921] 'result' driven by this always_ff block should not be driven by any other process [C:/Users/matan/OneDrive/Desktop/simple_riscV/simple_riscV.srcs/sources_1/imports/new/ALU.sv:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_op
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
