use prjcombine_re_collector::specials;

specials![
    PRESENT,
    BRAM_RAMB16,
    BRAM_RAMB16_NARROW,
    BRAM_RAMB16_WIDE,
    BRAM_RAMB8_FIXUP,
    BRAM_BW_EN,
    IOI_IN_TERM,
    IOI_ILOGIC_ILOGIC2,
    IOI_ILOGIC_ISERDES2,
    IOI_ILOGIC_IFFTYPE_LATCH,
    IOI_ILOGIC_IFFTYPE_FF,
    IOI_ILOGIC_IFFTYPE_DDR,
    IOI_OLOGIC_OLOGIC2,
    IOI_OLOGIC_OSERDES2,
    IOI_OLOGIC_TCE,
    IOI_OLOGIC_OUTFFTYPE_LATCH,
    IOI_OLOGIC_OUTFFTYPE_FF,
    IOI_OLOGIC_OUTFFTYPE_DDR,
    IOI_OLOGIC_TFFTYPE_LATCH,
    IOI_OLOGIC_TFFTYPE_FF,
    IOI_OLOGIC_TFFTYPE_DDR,
    IOI_OLOGIC_BYPASS_GCLK_FF_FALSE,
    IOI_OLOGIC_BYPASS_GCLK_FF_TRUE,
    IOI_OLOGIC_DDR_ALIGNMENT_NONE,
    IOI_OLOGIC_DDR_ALIGNMENT_C0,
    IOI_OLOGIC_TDDR_ALIGNMENT_NONE,
    IOI_OLOGIC_TDDR_ALIGNMENT_C0,
    IOI_ILOGIC_DDR,
    IOI_ILOGIC_DDR_C0,
    IOI_ILOGIC_DDR_C1,
    IOI_OLOGIC_DDR,
    IOI_IODELAY_IODELAY2,
    IOI_IODELAY_IODRP2,
    IOI_IODELAY_IODRP2_MCB,
    IOI_IODELAY_IODELAY2_TEST_PCOUNTER,
    IOI_IODELAY_IODELAY2_TEST_NCOUNTER,
    IOI_IODELAY_IODRP2_IOIENFFSCAN_DRP,
    IOI_IODELAY_MCB_ADDRESS,
    IOI_IODELAY_FIXED,
    IOI_IODELAY_DPD_FIXED,
    IOI_IODELAY_DEFAULT,
    IOI_IODELAY_DPD_DEFAULT,
    IOI_IODELAY_VARIABLE_FROM_ZERO,
    IOI_IODELAY_DPD_VARIABLE_FROM_ZERO,
    IOI_IODELAY_VARIABLE_FROM_HALF_MAX,
    IOI_IODELAY_DPD_VARIABLE_FROM_HALF_MAX,
    IOI_IODELAY_DIFF_PHASE_DETECTOR,
    IOI_IODELAY_DPD_DIFF_PHASE_DETECTOR,
    IOI_DRPSDO,
    IOI_DRPSDO_DIV_EN,
    IOI_DRPSDO_NOTINV,
    IOB_NOTVREF,
    IOB_IN_TERM_2V5,
    IOB_IN_TERM_3V3,
    IOB_ISTD_2V5,
    IOB_ISTD_3V3,
    IOB_OSTD_2V5,
    IOB_OSTD_3V3,
    IOB_STD_PLAIN,
    IOB_STD_GROUP0,
    IOB_STD_GROUP1,
    IOB_STD_JEDEC,
    IOB_STD_PSEUDO_DIFF,
    IOB_STD_TRUE_DIFF,
    IOB_STD_LVPECL,
    IOB_SLEW_STD,
    IOB_SLEW_SLOW,
    IOB_SLEW_FAST,
    IOB_SLEW_QUIETIO,
    IOB_TERM_UNTUNED_25,
    IOB_TERM_UNTUNED_50,
    IOB_TERM_UNTUNED_75,
    BUFIO2_2CLK,
    BUFIO2_CMT_ENABLE,
    BUFPLL_BUFPLL0,
    BUFPLL_BUFPLL1,
    BUFPLL_MCB,
    STARTUP_CLOCK_DUMMY,
    BSCAN_JTAG_TEST_DUMMY,
    BANK_LVDSBIAS_0,
    BANK_LVDSBIAS_1,
    MCB_DDR,
    MCB_DDR2,
    MCB_DDR3,
    MCB_MDDR,
    MCB_DRPSDO,
    CMT_PRESENT_ANY_DCM,
    CMT_PRESENT_ANY_PLL,
    DCM_CLKGEN,
    DCM_REG,
    DCM_BG,
    DCM_CLKDV_DIVIDE_INT,
    DCM_CLKDV_DIVIDE_HALF_LOW,
    DCM_CLKDV_DIVIDE_HALF_HIGH,
    DCM_DSS_MODE,
    DCM_DFS_BANDWIDTH,
    DCM_PROG_MD_BANDWIDTH,
    DCM_PHASE_SHIFT_N1,
    DCM_PHASE_SHIFT_N255,
    DCM_PIN_CLKFB,
    DCM_PIN_CLKFX,
    DCM_VERY_HIGH_FREQUENCY,
    PLL_MISC,
    PLL_OPT_INV,
    PLL_IO_CLKSRC,
    PLL_SKEW_CNTRL,
    PLL_DIVCLK_DT,
    PLL_COMPENSATION_SOURCE_SYNCHRONOUS,
    PLL_COMPENSATION_SYSTEM_SYNCHRONOUS,
    PLL_COMPENSATION_PLL2DCM,
    PLL_COMPENSATION_DCM2PLL,
    PLL_COMPENSATION_EXTERNAL,
    PLL_COMPENSATION_INTERNAL,
    PLL_TABLES_LOW,
    PLL_TABLES_HIGH,
    PLL_CLKFB_CLKOUT0,
    CLK_SWITCH_OPT,
];
