TimeQuest Timing Analyzer report for mostrar_palabras
Thu May 11 19:17:30 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mostrar_palabras                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C15AF484C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 280.58 MHz ; 216.08 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.564 ; -122.533      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.138 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.814 ; -233.823              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.023     ; 3.501      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.138 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.414      ;
; 1.144 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.027      ; 1.421      ;
; 1.156 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.027      ; 1.433      ;
; 1.163 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.027      ; 1.440      ;
; 1.167 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.020      ; 1.437      ;
; 1.168 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.020      ; 1.438      ;
; 1.169 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.020      ; 1.439      ;
; 1.187 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.016      ; 1.453      ;
; 1.450 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.726      ;
; 1.460 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.020      ; 1.730      ;
; 1.460 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.736      ;
; 1.473 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.016      ; 1.739      ;
; 1.475 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.027      ; 1.752      ;
; 1.483 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.026      ; 1.759      ;
; 1.486 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.016      ; 1.752      ;
; 1.498 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.016      ; 1.764      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.023     ; 3.501      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]                           ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]                           ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; p1        ; clk        ; 4.406 ; 4.406 ; Rise       ; clk             ;
; p2        ; clk        ; 4.382 ; 4.382 ; Rise       ; clk             ;
; p3        ; clk        ; 3.463 ; 3.463 ; Rise       ; clk             ;
; p4        ; clk        ; 3.753 ; 3.753 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; p1        ; clk        ; -4.116 ; -4.116 ; Rise       ; clk             ;
; p2        ; clk        ; -4.092 ; -4.092 ; Rise       ; clk             ;
; p3        ; clk        ; -3.173 ; -3.173 ; Rise       ; clk             ;
; p4        ; clk        ; -3.463 ; -3.463 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; pin_name1  ; clk        ; 6.916 ; 6.916 ; Rise       ; clk             ;
; pin_name2  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
; pin_name3  ; clk        ; 7.203 ; 7.203 ; Rise       ; clk             ;
; pin_name4  ; clk        ; 7.438 ; 7.438 ; Rise       ; clk             ;
; pin_name5  ; clk        ; 6.911 ; 6.911 ; Rise       ; clk             ;
; pin_name6  ; clk        ; 7.456 ; 7.456 ; Rise       ; clk             ;
; pin_name7  ; clk        ; 7.436 ; 7.436 ; Rise       ; clk             ;
; pin_name8  ; clk        ; 7.329 ; 7.329 ; Rise       ; clk             ;
; pin_name9  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
; pin_name10 ; clk        ; 7.537 ; 7.537 ; Rise       ; clk             ;
; pin_name11 ; clk        ; 7.556 ; 7.556 ; Rise       ; clk             ;
; pin_name12 ; clk        ; 7.239 ; 7.239 ; Rise       ; clk             ;
; pin_name13 ; clk        ; 7.524 ; 7.524 ; Rise       ; clk             ;
; pin_name14 ; clk        ; 7.565 ; 7.565 ; Rise       ; clk             ;
; pin_name15 ; clk        ; 7.505 ; 7.505 ; Rise       ; clk             ;
; pin_name16 ; clk        ; 7.467 ; 7.467 ; Rise       ; clk             ;
; pin_name17 ; clk        ; 7.215 ; 7.215 ; Rise       ; clk             ;
; pin_name18 ; clk        ; 7.480 ; 7.480 ; Rise       ; clk             ;
; pin_name19 ; clk        ; 7.487 ; 7.487 ; Rise       ; clk             ;
; pin_name20 ; clk        ; 7.745 ; 7.745 ; Rise       ; clk             ;
; pin_name21 ; clk        ; 7.462 ; 7.462 ; Rise       ; clk             ;
; pin_name22 ; clk        ; 7.864 ; 7.864 ; Rise       ; clk             ;
; pin_name23 ; clk        ; 7.517 ; 7.517 ; Rise       ; clk             ;
; pin_name24 ; clk        ; 7.771 ; 7.771 ; Rise       ; clk             ;
; pin_name25 ; clk        ; 7.560 ; 7.560 ; Rise       ; clk             ;
; pin_name26 ; clk        ; 7.787 ; 7.787 ; Rise       ; clk             ;
; pin_name27 ; clk        ; 7.879 ; 7.879 ; Rise       ; clk             ;
; pin_name28 ; clk        ; 7.521 ; 7.521 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; pin_name1  ; clk        ; 6.916 ; 6.916 ; Rise       ; clk             ;
; pin_name2  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
; pin_name3  ; clk        ; 7.203 ; 7.203 ; Rise       ; clk             ;
; pin_name4  ; clk        ; 7.438 ; 7.438 ; Rise       ; clk             ;
; pin_name5  ; clk        ; 6.911 ; 6.911 ; Rise       ; clk             ;
; pin_name6  ; clk        ; 7.456 ; 7.456 ; Rise       ; clk             ;
; pin_name7  ; clk        ; 7.436 ; 7.436 ; Rise       ; clk             ;
; pin_name8  ; clk        ; 7.329 ; 7.329 ; Rise       ; clk             ;
; pin_name9  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
; pin_name10 ; clk        ; 7.537 ; 7.537 ; Rise       ; clk             ;
; pin_name11 ; clk        ; 7.556 ; 7.556 ; Rise       ; clk             ;
; pin_name12 ; clk        ; 7.239 ; 7.239 ; Rise       ; clk             ;
; pin_name13 ; clk        ; 7.524 ; 7.524 ; Rise       ; clk             ;
; pin_name14 ; clk        ; 7.565 ; 7.565 ; Rise       ; clk             ;
; pin_name15 ; clk        ; 7.505 ; 7.505 ; Rise       ; clk             ;
; pin_name16 ; clk        ; 7.467 ; 7.467 ; Rise       ; clk             ;
; pin_name17 ; clk        ; 7.215 ; 7.215 ; Rise       ; clk             ;
; pin_name18 ; clk        ; 7.480 ; 7.480 ; Rise       ; clk             ;
; pin_name19 ; clk        ; 7.487 ; 7.487 ; Rise       ; clk             ;
; pin_name20 ; clk        ; 7.745 ; 7.745 ; Rise       ; clk             ;
; pin_name21 ; clk        ; 7.462 ; 7.462 ; Rise       ; clk             ;
; pin_name22 ; clk        ; 7.864 ; 7.864 ; Rise       ; clk             ;
; pin_name23 ; clk        ; 7.517 ; 7.517 ; Rise       ; clk             ;
; pin_name24 ; clk        ; 7.771 ; 7.771 ; Rise       ; clk             ;
; pin_name25 ; clk        ; 7.560 ; 7.560 ; Rise       ; clk             ;
; pin_name26 ; clk        ; 7.787 ; 7.787 ; Rise       ; clk             ;
; pin_name27 ; clk        ; 7.879 ; 7.879 ; Rise       ; clk             ;
; pin_name28 ; clk        ; 7.521 ; 7.521 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.979 ; -43.076       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.434 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -183.524              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.020      ; 0.592      ;
; 0.440 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.021      ; 0.599      ;
; 0.446 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.021      ; 0.605      ;
; 0.449 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.015      ; 0.602      ;
; 0.450 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.021      ; 0.609      ;
; 0.450 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.015      ; 0.603      ;
; 0.450 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.015      ; 0.603      ;
; 0.468 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.010      ; 0.616      ;
; 0.558 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.020      ; 0.716      ;
; 0.563 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.020      ; 0.721      ;
; 0.565 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.015      ; 0.718      ;
; 0.573 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.021      ; 0.732      ;
; 0.576 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.020      ; 0.734      ;
; 0.578 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.010      ; 0.726      ;
; 0.584 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[1]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.010      ; 0.732      ;
; 0.590 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.010      ; 0.738      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg0  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg1  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg2  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|ram_block1a0~porta_address_reg3  ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst2|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst3|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst4|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_a_display:inst5|rom_letras:inst|altsyncram:altsyncram_component|altsyncram_f271:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[10]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[11]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[12]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[13]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; bin_palabra:inst|rom_palabras:inst|altsyncram:altsyncram_component|altsyncram_q971:auto_generated|q_a[14]                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; p1        ; clk        ; 1.929 ; 1.929 ; Rise       ; clk             ;
; p2        ; clk        ; 1.943 ; 1.943 ; Rise       ; clk             ;
; p3        ; clk        ; 1.538 ; 1.538 ; Rise       ; clk             ;
; p4        ; clk        ; 1.650 ; 1.650 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; p1        ; clk        ; -1.790 ; -1.790 ; Rise       ; clk             ;
; p2        ; clk        ; -1.804 ; -1.804 ; Rise       ; clk             ;
; p3        ; clk        ; -1.399 ; -1.399 ; Rise       ; clk             ;
; p4        ; clk        ; -1.511 ; -1.511 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; pin_name1  ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; pin_name2  ; clk        ; 3.897 ; 3.897 ; Rise       ; clk             ;
; pin_name3  ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
; pin_name4  ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
; pin_name5  ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
; pin_name6  ; clk        ; 4.005 ; 4.005 ; Rise       ; clk             ;
; pin_name7  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
; pin_name8  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
; pin_name9  ; clk        ; 3.971 ; 3.971 ; Rise       ; clk             ;
; pin_name10 ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
; pin_name11 ; clk        ; 4.075 ; 4.075 ; Rise       ; clk             ;
; pin_name12 ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
; pin_name13 ; clk        ; 4.040 ; 4.040 ; Rise       ; clk             ;
; pin_name14 ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
; pin_name15 ; clk        ; 4.040 ; 4.040 ; Rise       ; clk             ;
; pin_name16 ; clk        ; 4.014 ; 4.014 ; Rise       ; clk             ;
; pin_name17 ; clk        ; 3.934 ; 3.934 ; Rise       ; clk             ;
; pin_name18 ; clk        ; 4.023 ; 4.023 ; Rise       ; clk             ;
; pin_name19 ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
; pin_name20 ; clk        ; 4.121 ; 4.121 ; Rise       ; clk             ;
; pin_name21 ; clk        ; 4.011 ; 4.011 ; Rise       ; clk             ;
; pin_name22 ; clk        ; 4.180 ; 4.180 ; Rise       ; clk             ;
; pin_name23 ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
; pin_name24 ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
; pin_name25 ; clk        ; 4.068 ; 4.068 ; Rise       ; clk             ;
; pin_name26 ; clk        ; 4.133 ; 4.133 ; Rise       ; clk             ;
; pin_name27 ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
; pin_name28 ; clk        ; 4.039 ; 4.039 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; pin_name1  ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; pin_name2  ; clk        ; 3.897 ; 3.897 ; Rise       ; clk             ;
; pin_name3  ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
; pin_name4  ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
; pin_name5  ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
; pin_name6  ; clk        ; 4.005 ; 4.005 ; Rise       ; clk             ;
; pin_name7  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
; pin_name8  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
; pin_name9  ; clk        ; 3.971 ; 3.971 ; Rise       ; clk             ;
; pin_name10 ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
; pin_name11 ; clk        ; 4.075 ; 4.075 ; Rise       ; clk             ;
; pin_name12 ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
; pin_name13 ; clk        ; 4.040 ; 4.040 ; Rise       ; clk             ;
; pin_name14 ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
; pin_name15 ; clk        ; 4.040 ; 4.040 ; Rise       ; clk             ;
; pin_name16 ; clk        ; 4.014 ; 4.014 ; Rise       ; clk             ;
; pin_name17 ; clk        ; 3.934 ; 3.934 ; Rise       ; clk             ;
; pin_name18 ; clk        ; 4.023 ; 4.023 ; Rise       ; clk             ;
; pin_name19 ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
; pin_name20 ; clk        ; 4.121 ; 4.121 ; Rise       ; clk             ;
; pin_name21 ; clk        ; 4.011 ; 4.011 ; Rise       ; clk             ;
; pin_name22 ; clk        ; 4.180 ; 4.180 ; Rise       ; clk             ;
; pin_name23 ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
; pin_name24 ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
; pin_name25 ; clk        ; 4.068 ; 4.068 ; Rise       ; clk             ;
; pin_name26 ; clk        ; 4.133 ; 4.133 ; Rise       ; clk             ;
; pin_name27 ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
; pin_name28 ; clk        ; 4.039 ; 4.039 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.564   ; 0.434 ; N/A      ; N/A     ; -1.814              ;
;  clk             ; -2.564   ; 0.434 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -122.533 ; 0.0   ; 0.0      ; 0.0     ; -233.823            ;
;  clk             ; -122.533 ; 0.000 ; N/A      ; N/A     ; -233.823            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; p1        ; clk        ; 4.406 ; 4.406 ; Rise       ; clk             ;
; p2        ; clk        ; 4.382 ; 4.382 ; Rise       ; clk             ;
; p3        ; clk        ; 3.463 ; 3.463 ; Rise       ; clk             ;
; p4        ; clk        ; 3.753 ; 3.753 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; p1        ; clk        ; -1.790 ; -1.790 ; Rise       ; clk             ;
; p2        ; clk        ; -1.804 ; -1.804 ; Rise       ; clk             ;
; p3        ; clk        ; -1.399 ; -1.399 ; Rise       ; clk             ;
; p4        ; clk        ; -1.511 ; -1.511 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; pin_name1  ; clk        ; 6.916 ; 6.916 ; Rise       ; clk             ;
; pin_name2  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
; pin_name3  ; clk        ; 7.203 ; 7.203 ; Rise       ; clk             ;
; pin_name4  ; clk        ; 7.438 ; 7.438 ; Rise       ; clk             ;
; pin_name5  ; clk        ; 6.911 ; 6.911 ; Rise       ; clk             ;
; pin_name6  ; clk        ; 7.456 ; 7.456 ; Rise       ; clk             ;
; pin_name7  ; clk        ; 7.436 ; 7.436 ; Rise       ; clk             ;
; pin_name8  ; clk        ; 7.329 ; 7.329 ; Rise       ; clk             ;
; pin_name9  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
; pin_name10 ; clk        ; 7.537 ; 7.537 ; Rise       ; clk             ;
; pin_name11 ; clk        ; 7.556 ; 7.556 ; Rise       ; clk             ;
; pin_name12 ; clk        ; 7.239 ; 7.239 ; Rise       ; clk             ;
; pin_name13 ; clk        ; 7.524 ; 7.524 ; Rise       ; clk             ;
; pin_name14 ; clk        ; 7.565 ; 7.565 ; Rise       ; clk             ;
; pin_name15 ; clk        ; 7.505 ; 7.505 ; Rise       ; clk             ;
; pin_name16 ; clk        ; 7.467 ; 7.467 ; Rise       ; clk             ;
; pin_name17 ; clk        ; 7.215 ; 7.215 ; Rise       ; clk             ;
; pin_name18 ; clk        ; 7.480 ; 7.480 ; Rise       ; clk             ;
; pin_name19 ; clk        ; 7.487 ; 7.487 ; Rise       ; clk             ;
; pin_name20 ; clk        ; 7.745 ; 7.745 ; Rise       ; clk             ;
; pin_name21 ; clk        ; 7.462 ; 7.462 ; Rise       ; clk             ;
; pin_name22 ; clk        ; 7.864 ; 7.864 ; Rise       ; clk             ;
; pin_name23 ; clk        ; 7.517 ; 7.517 ; Rise       ; clk             ;
; pin_name24 ; clk        ; 7.771 ; 7.771 ; Rise       ; clk             ;
; pin_name25 ; clk        ; 7.560 ; 7.560 ; Rise       ; clk             ;
; pin_name26 ; clk        ; 7.787 ; 7.787 ; Rise       ; clk             ;
; pin_name27 ; clk        ; 7.879 ; 7.879 ; Rise       ; clk             ;
; pin_name28 ; clk        ; 7.521 ; 7.521 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; pin_name1  ; clk        ; 3.817 ; 3.817 ; Rise       ; clk             ;
; pin_name2  ; clk        ; 3.897 ; 3.897 ; Rise       ; clk             ;
; pin_name3  ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
; pin_name4  ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
; pin_name5  ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
; pin_name6  ; clk        ; 4.005 ; 4.005 ; Rise       ; clk             ;
; pin_name7  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
; pin_name8  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
; pin_name9  ; clk        ; 3.971 ; 3.971 ; Rise       ; clk             ;
; pin_name10 ; clk        ; 4.057 ; 4.057 ; Rise       ; clk             ;
; pin_name11 ; clk        ; 4.075 ; 4.075 ; Rise       ; clk             ;
; pin_name12 ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
; pin_name13 ; clk        ; 4.040 ; 4.040 ; Rise       ; clk             ;
; pin_name14 ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
; pin_name15 ; clk        ; 4.040 ; 4.040 ; Rise       ; clk             ;
; pin_name16 ; clk        ; 4.014 ; 4.014 ; Rise       ; clk             ;
; pin_name17 ; clk        ; 3.934 ; 3.934 ; Rise       ; clk             ;
; pin_name18 ; clk        ; 4.023 ; 4.023 ; Rise       ; clk             ;
; pin_name19 ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
; pin_name20 ; clk        ; 4.121 ; 4.121 ; Rise       ; clk             ;
; pin_name21 ; clk        ; 4.011 ; 4.011 ; Rise       ; clk             ;
; pin_name22 ; clk        ; 4.180 ; 4.180 ; Rise       ; clk             ;
; pin_name23 ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
; pin_name24 ; clk        ; 4.119 ; 4.119 ; Rise       ; clk             ;
; pin_name25 ; clk        ; 4.068 ; 4.068 ; Rise       ; clk             ;
; pin_name26 ; clk        ; 4.133 ; 4.133 ; Rise       ; clk             ;
; pin_name27 ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
; pin_name28 ; clk        ; 4.039 ; 4.039 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 192      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 192      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 11 19:17:29 2023
Info: Command: quartus_sta mostrar_palabras -c mostrar_palabras
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mostrar_palabras.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.564      -122.533 clk 
Info (332146): Worst-case hold slack is 1.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.138         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -233.823 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -43.076 clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.434         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -183.524 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4535 megabytes
    Info: Processing ended: Thu May 11 19:17:30 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


