
 add_fsm_encoding \
       {iic_control.state} \
       { }  \
       {{000 0000001} {001 0000010} {010 0000100} {011 0001000} {100 0100000} {101 0010000} {110 1000000} }

 add_fsm_encoding \
       {iic_control.scl_state} \
       { }  \
       {{0000 000000001} {0001 000000010} {0010 000000100} {0011 000001000} {0100 000010000} {0101 000100000} {0110 001000000} {0111 010000000} {1000 100000000} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo.mi_state} \
       { }  \
       {{000 00000001} {001 00000010} {010 00001000} {011 00000100} {100 10000000} {101 01000000} {110 00010000} {111 00100000} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_6_axic_reg_srl_fifo.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_vdma_sm.dmacntrl_cs} \
       { }  \
       {{000 000001} {001 000010} {010 000100} {011 100000} {100 001000} {101 010000} }

 add_fsm_encoding \
       {axi_vdma_sm__parameterized0.dmacntrl_cs} \
       { }  \
       {{000 000001} {001 000010} {010 000100} {011 100000} {100 001000} {101 010000} }

 add_fsm_encoding \
       {v_axi4s_vid_out_v4_0_1_sync.state} \
       { }  \
       {{0000 0000000000001} {0001 0000000000100} {0010 0000000000010} {0011 0000000010000} {0100 0000000100000} {0101 0000001000000} {0110 0000010000000} {0111 0000000001000} {1000 0000100000000} {1001 0001000000000} {1010 0010000000000} {1011 0100000000000} {1100 1000000000000} }
