% multi-level 
area_rram_mux_nonisolate_multi_level = 2:2:32;
pn_ratio = 1;
prog_pn_ratio = 1;
pullup_trans_size = 1;
for i=1:1:length(area_rram_mux_nonisolate_multi_level)
  area_multiplexing = (2*i-1)* 3 * (2*trans_area(1)+ 2*trans_area(prog_pn_ratio));
  area_pullup_trans = 0*(trans_area(pullup_trans_size)+ trans_area(pullup_trans_size));

  area_buf = (2*i + 1) * (trans_area(1)+ trans_area(1*pn_ratio));

  area_rram_mux_nonisolate_multi_level(i) = area_multiplexing + area_buf + area_pullup_trans;
end
% Delay and power when VDD=0.5V 
rram_mux_nonisolate_multi_level_0p5V = [
2, 1.3155e-11,4.125e-09,1.5275e-06,3.8515e-17;
4, 1.75e-11,1.195e-08,1.3535e-06,4.244e-17;
6, 1.588e-11,3.983e-08,3.5205e-06,9.759e-17;
8, 1.588e-11,3.983e-08,3.5205e-06,9.759e-17;
10,2.893e-11,4.262e-08,1.1602e-06,5.2955e-17;
12,2.8925e-11,4.713e-08,1.16395e-06,5.3115e-17;
14,2.905e-11,5.202e-08,1.1748e-06,5.3495e-17;
16,2.893e-11,5.636e-08,1.1722e-06,5.349e-17;
18,3.5985e-11,3.46e-07,1.0992e-06,5.862e-17;
20,3.5995e-11,2.177e-07,1.1052e-06,5.8895e-17;
22,3.5995e-11,4.337e-08,1.10835e-06,5.9075e-17;
24,3.5995e-11,8.685e-08,1.11145e-06,5.9245e-17;
26,3.5995e-11,1e-07,1.11605e-06,5.9465e-17;
28,3.6e-11,1.045e-07,1.11925e-06,5.965e-17;
30,3.6e-11,1.045e-07,1.11925e-06,5.965e-17;
32,3.6e-11,1.045e-07,1.11925e-06,5.965e-17;
];

% Delay and power when VDD=0.6V 
rram_mux_nonisolate_multi_level_0p6V = [
2, 1.00555e-11,4.844e-09,2.7915e-06,5.872e-17;
4, 1.3715e-11,1.449e-08,2.4305e-06,6.2845e-17;
6, 1.588e-11,3.983e-08,3.5205e-06,9.759e-17;
8, 1.809e-11,3.256e-08,2.2495e-06,6.922e-17;
10,2.372e-11,5.264e-08,2.03e-06,7.6145e-17;
12,2.378e-11,5.798e-08,2.035e-06,7.6225e-17;
14,2.372e-11,6.382e-08,2.042e-06,7.661e-17;
16,2.3725e-11,6.903e-08,2.0465e-06,7.674e-17;
18,2.8925e-11,1.033e-07,1.8925e-06,8.4285e-17;
20,2.8915e-11,7.429e-08,1.9e-06,8.46e-17;
22,2.8915e-11,7.628e-08,1.904e-06,8.48e-17;
24,2.8915e-11,1.597e-07,1.9085e-06,8.4995e-17;
26,2.892e-11,1.226e-07,1.914e-06,8.5225e-17;
28,2.8915e-11,1.109e-07,1.919e-06,8.5435e-17;
30,2.8915e-11,1.109e-07,1.919e-06,8.5435e-17;
32,2.8915e-11,1.109e-07,1.919e-06,8.5435e-17;
];

% Delay and power when VDD=0.7V 
rram_mux_nonisolate_multi_level_0p7V = [
2, 8.3605e-12,5.982e-09,4.389e-06,8.3285e-17;
4, 1.1825e-11,1.78e-08,3.9285e-06,9.0155e-17;
6, 1.588e-11,3.983e-08,3.5205e-06,9.759e-17;
8, 1.588e-11,3.983e-08,3.5205e-06,9.759e-17;
10,2.0825e-11,6.525e-08,3.2005e-06,1.08095e-16;
12,2.0625e-11,7.179e-08,3.173e-06,1.07645e-16;
14,2.062e-11,7.898e-08,3.1825e-06,1.0794e-16;
16,2.063e-11,8.51e-08,3.1875e-06,1.0808e-16;
18,2.6365e-11,1.249e-07,2.945e-06,1.1648e-16;
20,2.6405e-11,1.342e-07,2.953e-06,1.16725e-16;
22,2.6405e-11,1.286e-07,2.9585e-06,1.1699e-16;
24,2.64e-11,1.469e-07,2.9645e-06,1.172e-16;
26,2.6405e-11,1.515e-07,2.9715e-06,1.1745e-16;
28,2.6425e-11,1.579e-07,2.977e-06,1.1762e-16;
30,2.6425e-11,1.579e-07,2.977e-06,1.1762e-16;
32,2.6425e-11,1.579e-07,2.977e-06,1.1762e-16;
];
