{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611518662446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611518662446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 21:04:22 2021 " "Processing started: Sun Jan 24 21:04:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611518662446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518662446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADF5610 -c ADF5610 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADF5610 -c ADF5610" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518662446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611518663289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611518663289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_003_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_003 " "Found entity 2: cpu_mm_interconnect_0_router_003" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611518673836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673836 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_spi_adf5610.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_spi_adf5610.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_spi_adf5610 " "Found entity 1: cpu_spi_adf5610" {  } { { "cpu/synthesis/submodules/cpu_spi_adf5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_spi_adf5610.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_0 " "Found entity 1: cpu_onchip_memory2_0" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0 " "Found entity 1: cpu_nios2_gen2_0" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_gen2_0_cpu " "Found entity 21: cpu_nios2_gen2_0_cpu" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_nios2_gen2_0_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adf5610.v 1 1 " "Found 1 design units, including 1 entities, in source file adf5610.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADF5610 " "Found entity 1: ADF5610" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_blink.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_blink " "Found entity 1: clock_blink" {  } { { "clock_blink.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/clock_blink.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518673898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518673898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter_Clk ADF5610.v(95) " "Verilog HDL Implicit Net warning at ADF5610.v(95): created implicit net for \"counter_Clk\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518673898 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_spi_adf5610.v(402) " "Verilog HDL or VHDL warning at cpu_spi_adf5610.v(402): conditional expression evaluates to a constant" {  } { { "cpu/synthesis/submodules/cpu_spi_adf5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_spi_adf5610.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1611518673930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADF5610 " "Elaborating entity \"ADF5610\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset ADF5610.v(75) " "Verilog HDL or VHDL warning at ADF5610.v(75): object \"reset\" assigned a value but never read" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "counter_clk ADF5610.v(76) " "Verilog HDL warning at ADF5610.v(76): object counter_clk used but never assigned" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_clk ADF5610.v(100) " "Verilog HDL Always Construct warning at ADF5610.v(100): inferring latch(es) for variable \"led_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "counter_clk.0000000000000000000000000000 0 ADF5610.v(76) " "Net \"counter_clk.0000000000000000000000000000\" at ADF5610.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] ADF5610.v(22) " "Output port \"LEDR\[9..1\]\" at ADF5610.v(22) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SCLK ADF5610.v(30) " "Output port \"DAC_SCLK\" at ADF5610.v(30) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SYNC_n ADF5610.v(31) " "Output port \"DAC_SYNC_n\" at ADF5610.v(31) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_DCLK ADF5610.v(35) " "Output port \"FLASH_DCLK\" at ADF5610.v(35) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_NCSO ADF5610.v(36) " "Output port \"FLASH_NCSO\" at ADF5610.v(36) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_n ADF5610.v(37) " "Output port \"FLASH_RESET_n\" at ADF5610.v(37) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PM_I2C_SCL ADF5610.v(46) " "Output port \"PM_I2C_SCL\" at ADF5610.v(46) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RESET_n ADF5610.v(56) " "Output port \"UART_RESET_n\" at ADF5610.v(56) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX ADF5610.v(62) " "Output port \"UART_TX\" at ADF5610.v(62) has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_clk ADF5610.v(100) " "Inferred latch for \"led_clk\" at ADF5610.v(100)" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674055 "|ADF5610"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_blink clock_blink:blink_counter " "Elaborating entity \"clock_blink\" for hierarchy \"clock_blink:blink_counter\"" {  } { { "ADF5610.v" "blink_counter" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clock_blink.v" "LPM_COUNTER_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/clock_blink.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clock_blink.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/clock_blink.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000000 " "Parameter \"lpm_modulus\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674195 ""}  } { { "clock_blink.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/clock_blink.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518674195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9qi " "Found entity 1: cntr_9qi" {  } { { "db/cntr_9qi.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/cntr_9qi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9qi clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\|cntr_9qi:auto_generated " "Elaborating entity \"cntr_9qi\" for hierarchy \"clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\|cntr_9qi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6tb " "Found entity 1: cmpr_6tb" {  } { { "db/cmpr_6tb.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/cmpr_6tb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6tb clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\|cntr_9qi:auto_generated\|cmpr_6tb:cmpr1 " "Elaborating entity \"cmpr_6tb\" for hierarchy \"clock_blink:blink_counter\|lpm_counter:LPM_COUNTER_component\|cntr_9qi:auto_generated\|cmpr_6tb:cmpr1\"" {  } { { "db/cntr_9qi.tdf" "cmpr1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/cntr_9qi.tdf" 175 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:spi_controller " "Elaborating entity \"cpu\" for hierarchy \"cpu:spi_controller\"" {  } { { "ADF5610.v" "spi_controller" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0 cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cpu_jtag_uart_0\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "cpu/synthesis/cpu.v" "jtag_uart_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_w cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"cpu_jtag_uart_0_scfifo_w\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_w" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "wfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518674680 ""}  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518674680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518674977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518674977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518674977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518675055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518675055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518675055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_r cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"cpu_jtag_uart_0_scfifo_r\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_r" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518675102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "cpu_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518675445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518675555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518675555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518675555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518675555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518675555 ""}  } { { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518675555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:spi_controller\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0 cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"cpu_nios2_gen2_0\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "cpu/synthesis/cpu.v" "nios2_gen2_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"cpu_nios2_gen2_0_cpu\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0.v" "cpu" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_test_bench cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_test_bench" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_a_module cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518676836 ""}  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518676836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518676914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518676914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_b_module cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518676992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_debug cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677133 ""}  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518677133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_break cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_xbrk cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dbrk cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_itrace cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dtrace cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_td_mode cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_pib cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_im cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_avalon_reg cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_ocimem cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_ociram_sp_ram_module cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518677930 ""}  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518677930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518677992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518677992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518677992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_wrapper cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_tck cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_sysclk cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678242 ""}  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518678242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:spi_controller\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_onchip_memory2_0 cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cpu_onchip_memory2_0\" for hierarchy \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cpu/synthesis/cpu.v" "onchip_memory2_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611518678343 ""}  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611518678343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/altsyncram_7pc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518678422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518678422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518678531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518678531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518678609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518678609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"cpu:spi_controller\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/altsyncram_7pc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_spi_adf5610 cpu:spi_controller\|cpu_spi_adf5610:spi_adf5610 " "Elaborating entity \"cpu_spi_adf5610\" for hierarchy \"cpu:spi_controller\|cpu_spi_adf5610:spi_adf5610\"" {  } { { "cpu/synthesis/cpu.v" "spi_adf5610" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu/synthesis/cpu.v" "mm_interconnect_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518678969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_adf5610_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_adf5610_spi_control_port_translator\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "spi_adf5610_spi_control_port_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_003 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cpu_mm_interconnect_0_router_003\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "router_003" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_003_default_decode cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003\|cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_003:router_003\|cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_001 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:spi_controller\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518679984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:spi_controller\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:spi_controller\|cpu_irq_mapper:irq_mapper\"" {  } { { "cpu/synthesis/cpu.v" "irq_mapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518680015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:spi_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:spi_controller\|altera_reset_controller:rst_controller\"" {  } { { "cpu/synthesis/cpu.v" "rst_controller" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518680031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518680062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518680062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:spi_controller\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:spi_controller\|altera_reset_controller:rst_controller_001\"" {  } { { "cpu/synthesis/cpu.v" "rst_controller_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/cpu.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518680078 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611518681218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.24.21:04:45 Progress: Loading sld963ebe89/alt_sld_fab_wrapper_hw.tcl " "2021.01.24.21:04:45 Progress: Loading sld963ebe89/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518685718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518688843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518689015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518692651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518692823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518693010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518693213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518693229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518693229 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611518693995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld963ebe89/alt_sld_fab.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518694291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518694432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518694432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518694541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694666 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518694666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611518694776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518694776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611518699057 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAC_DATA " "bidirectional pin \"DAC_DATA\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[0\] " "bidirectional pin \"FLASH_DATA\[0\]\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[1\] " "bidirectional pin \"FLASH_DATA\[1\]\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[2\] " "bidirectional pin \"FLASH_DATA\[2\]\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[3\] " "bidirectional pin \"FLASH_DATA\[3\]\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PM_I2C_SDA " "bidirectional pin \"PM_I2C_SDA\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611518699198 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1611518699198 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu/synthesis/submodules/cpu_spi_adf5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_spi_adf5610.v" 243 -1 0 } } { "cpu/synthesis/submodules/cpu_spi_adf5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_spi_adf5610.v" 132 -1 0 } } { "cpu/synthesis/submodules/cpu_spi_adf5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_spi_adf5610.v" 253 -1 0 } } { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "cpu/synthesis/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_jtag_uart_0.v" 398 -1 0 } } { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/cpu/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611518699213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611518699213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SCLK GND " "Pin \"DAC_SCLK\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|DAC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SYNC_n GND " "Pin \"DAC_SYNC_n\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|DAC_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_DCLK GND " "Pin \"FLASH_DCLK\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_NCSO GND " "Pin \"FLASH_NCSO\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_n GND " "Pin \"FLASH_RESET_n\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|FLASH_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "PM_I2C_SCL GND " "Pin \"PM_I2C_SCL\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|PM_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RESET_n GND " "Pin \"UART_RESET_n\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|UART_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611518700166 "|ADF5610|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611518700166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518700416 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611518702198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.map.smsg " "Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518702776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611518705713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611518705713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK3_50 " "No output dependent on input pin \"MAX10_CLK3_50\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|MAX10_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_n " "No output dependent on input pin \"FPGA_RESET_n\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|FPGA_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611518706182 "|ADF5610|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611518706182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2336 " "Implemented 2336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611518706182 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611518706182 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611518706182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2024 " "Implemented 2024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611518706182 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611518706182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611518706182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611518706291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 21:05:06 2021 " "Processing ended: Sun Jan 24 21:05:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611518706291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611518706291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611518706291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611518706291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611518707885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611518707885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 21:05:07 2021 " "Processing started: Sun Jan 24 21:05:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611518707885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611518707885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADF5610 -c ADF5610 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADF5610 -c ADF5610" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611518707885 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611518708010 ""}
{ "Info" "0" "" "Project  = ADF5610" {  } {  } 0 0 "Project  = ADF5610" 0 0 "Fitter" 0 0 1611518708010 ""}
{ "Info" "0" "" "Revision = ADF5610" {  } {  } 0 0 "Revision = ADF5610" 0 0 "Fitter" 0 0 1611518708010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611518708229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611518708229 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADF5610 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"ADF5610\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611518708276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611518708323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611518708323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611518708682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611518708682 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611518709057 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611518709073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 8498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611518709073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 8500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611518709073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 8502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611518709073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611518709073 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611518709073 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611518709073 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611518709073 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611518709073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611518709073 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1611518709338 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "MISO 4 3.0-V LVTTL 3.3V " "Pin MISO is incompatible with I/O bank 4.  Pin uses I/O standard 3.0-V LVTTL, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_DCLK 4 3.3V " "Pin FLASH_DCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DCLK" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_NCSO 4 3.3V " "Pin FLASH_NCSO in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_NCSO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_NCSO" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_RESET_n 4 3.3V " "Pin FLASH_RESET_n in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RESET_n" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SPI_SCK 4 3.3V " "Pin SPI_SCK in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MOSI 4 3.3V " "Pin MOSI in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MOSI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MOSI" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CS_n 4 3.3V " "Pin CS_n in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CS_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS_n" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_DATA\[0\] 4 3.3V " "Pin FLASH_DATA\[0\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_DATA\[1\] 4 3.3V " "Pin FLASH_DATA\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_DATA\[2\] 4 3.3V " "Pin FLASH_DATA\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "FLASH_DATA\[3\] 4 3.3V " "Pin FLASH_DATA\[3\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1611518709760 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1611518709760 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611518709760 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1611518712276 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL AB18 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL AA19 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL AB19 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL AA20 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PM_I2C_SDA 3.3-V LVTTL E9 " "Pin PM_I2C_SDA uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL V3 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL U1 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL P3 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL R3 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611518712291 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1611518712291 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently disabled " "Pin DAC_DATA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SDA a permanently disabled " "Pin PM_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ADF5610.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/ADF5610.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADF5610/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611518712291 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1611518712291 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1611518712291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611518712635 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 24 21:05:12 2021 " "Processing ended: Sun Jan 24 21:05:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611518712635 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611518712635 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611518712635 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611518712635 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 88 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 88 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611518713495 ""}
