$date
	Sun Oct 23 02:37:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#578058
b10001 &
b10001 %
1$
b10001 !
1"
#578059
0"
#578062
b110100 &
b110100 %
#578066
b11010 &
b11010 %
#578070
b1101 &
b1101 %
#578074
b101000 &
b101000 %
#578078
b10100 &
b10100 %
#578082
b1010 &
b1010 %
#578086
b101 &
b101 %
#578090
b10000 &
b10000 %
#578094
b1000 &
b1000 %
#578098
b100 &
b100 %
#578102
b10 &
b10 %
#578106
b1 &
b1 %
1#
#578110
b0 &
0#
b0 %
0$
#1556750
b11101 &
b11101 %
1$
b11101 !
1"
#1556751
0"
#1556754
b1011000 &
b1011000 %
#1556758
b101100 &
b101100 %
#1556762
b10110 &
b10110 %
#1556766
b1011 &
b1011 %
#1556770
b100010 &
b100010 %
#1556774
b10001 &
b10001 %
#1556778
b110100 &
b110100 %
#1556782
b11010 &
b11010 %
#1556786
b1101 &
b1101 %
#1556790
b101000 &
b101000 %
#1556794
b10100 &
b10100 %
#1556798
b1010 &
b1010 %
#1556802
b101 &
b101 %
#1556806
b10000 &
b10000 %
#1556810
b1000 &
b1000 %
#1556814
b100 &
b100 %
#1556818
b10 &
b10 %
#1556822
b1 &
1#
b1 %
#1556826
b0 &
b0 %
0#
0$
#2534686
b101 &
b101 %
1$
b101 !
1"
#2534687
0"
#2534690
b10000 &
b10000 %
#2534694
b1000 &
b1000 %
#2534698
b100 &
b100 %
#2534702
b10 &
b10 %
#2534706
b1 &
b1 %
1#
#2534710
b0 &
0#
b0 %
0$
#4500012
