/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 11:12:12 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[22].in[1] (.names)                                                                              0.485     1.673
rq_a[22].out[0] (.names)                                                                             0.197     1.870
out:rq_a[22].outpad[0] (.output)                                                                     1.492     3.362
data arrival time                                                                                              3.362

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.362
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.862


#Path 2
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[12].in[1] (.names)                                                                               0.607     1.846
rq_a[12].out[0] (.names)                                                                              0.197     2.043
out:rq_a[12].outpad[0] (.output)                                                                      1.315     3.358
data arrival time                                                                                               3.358

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.358
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.858


#Path 3
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[11].in[1] (.names)                                                                               0.485     1.724
rq_a[11].out[0] (.names)                                                                              0.135     1.860
out:rq_a[11].outpad[0] (.output)                                                                      1.431     3.291
data arrival time                                                                                               3.291

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.291
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.791


#Path 4
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[23].in[1] (.names)                                                                              0.485     1.673
rq_a[23].out[0] (.names)                                                                             0.218     1.891
out:rq_a[23].outpad[0] (.output)                                                                     1.373     3.264
data arrival time                                                                                              3.264

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.264
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.764


#Path 5
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[19].in[1] (.names)                                                                              0.543     1.731
rq_a[19].out[0] (.names)                                                                             0.148     1.878
out:rq_a[19].outpad[0] (.output)                                                                     1.373     3.252
data arrival time                                                                                              3.252

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.252
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.752


#Path 6
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[13].in[1] (.names)                                                                               0.543     1.782
rq_a[13].out[0] (.names)                                                                              0.148     1.930
out:rq_a[13].outpad[0] (.output)                                                                      1.312     3.242
data arrival time                                                                                               3.242

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.242
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.742


#Path 7
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[15].in[1] (.names)                                                                               0.430     1.617
rq_b[15].out[0] (.names)                                                                              0.218     1.835
out:rq_b[15].outpad[0] (.output)                                                                      1.373     3.208
data arrival time                                                                                               3.208

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.208
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.708


#Path 8
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[1].in[1] (.names)                                                                               0.424     1.663
rq_a[1].out[0] (.names)                                                                              0.099     1.763
out:rq_a[1].outpad[0] (.output)                                                                      1.434     3.197
data arrival time                                                                                              3.197

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.197
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.697


#Path 9
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[31].in[1] (.names)                                                                               0.485     1.673
rq_a[31].out[0] (.names)                                                                              0.148     1.821
out:rq_a[31].outpad[0] (.output)                                                                      1.373     3.194
data arrival time                                                                                               3.194

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.194
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.694


#Path 10
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[30].in[1] (.names)                                                                               0.430     1.618
rq_a[30].out[0] (.names)                                                                              0.197     1.815
out:rq_a[30].outpad[0] (.output)                                                                      1.373     3.188
data arrival time                                                                                               3.188

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.188
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.688


#Path 11
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[8].in[1] (.names)                                                                                0.488     1.727
rq_a[8].out[0] (.names)                                                                               0.136     1.863
out:rq_a[8].outpad[0] (.output)                                                                       1.315     3.178
data arrival time                                                                                               3.178

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.178
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.678


#Path 12
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[0].in[1] (.names)                                                                               0.543     1.782
rq_a[0].out[0] (.names)                                                                              0.136     1.918
out:rq_a[0].outpad[0] (.output)                                                                      1.251     3.169
data arrival time                                                                                              3.169

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.169
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.669


#Path 13
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[21].in[1] (.names)                                                                              0.603     1.792
rq_a[21].out[0] (.names)                                                                             0.099     1.891
out:rq_a[21].outpad[0] (.output)                                                                     1.251     3.142
data arrival time                                                                                              3.142

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.142
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.642


#Path 14
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[9].in[1] (.names)                                                                               0.427     1.666
rq_a[9].out[0] (.names)                                                                              0.218     1.885
out:rq_a[9].outpad[0] (.output)                                                                      1.251     3.136
data arrival time                                                                                              3.136

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.136
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.636


#Path 15
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[7].in[1] (.names)                                                                               0.424     1.611
rq_b[7].out[0] (.names)                                                                              0.148     1.758
out:rq_b[7].outpad[0] (.output)                                                                      1.373     3.132
data arrival time                                                                                              3.132

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.132
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.632


#Path 16
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[24].in[1] (.names)                                                                              0.485     1.673
rq_a[24].out[0] (.names)                                                                             0.148     1.821
out:rq_a[24].outpad[0] (.output)                                                                     1.309     3.130
data arrival time                                                                                              3.130

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.130
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.630


#Path 17
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[20].in[1] (.names)                                                                              0.485     1.673
rq_a[20].out[0] (.names)                                                                             0.197     1.870
out:rq_a[20].outpad[0] (.output)                                                                     1.254     3.124
data arrival time                                                                                              3.124

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.124
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.624


#Path 18
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[4].in[1] (.names)                                                                               0.427     1.614
rq_b[4].out[0] (.names)                                                                              0.136     1.749
out:rq_b[4].outpad[0] (.output)                                                                      1.370     3.119
data arrival time                                                                                              3.119

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.119
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.619


#Path 19
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[2].in[1] (.names)                                                                               0.366     1.605
rq_a[2].out[0] (.names)                                                                              0.197     1.802
out:rq_a[2].outpad[0] (.output)                                                                      1.312     3.114
data arrival time                                                                                              3.114

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.114
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.614


#Path 20
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[0].in[1] (.names)                                                                               0.427     1.614
rq_b[0].out[0] (.names)                                                                              0.218     1.832
out:rq_b[0].outpad[0] (.output)                                                                      1.254     3.086
data arrival time                                                                                              3.086

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.086
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.586


#Path 21
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[9].in[1] (.names)                                                                               0.485     1.672
rq_b[9].out[0] (.names)                                                                              0.099     1.771
out:rq_b[9].outpad[0] (.output)                                                                      1.312     3.083
data arrival time                                                                                              3.083

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.083
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.583


#Path 22
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[3].in[1] (.names)                                                                               0.366     1.553
rq_b[3].out[0] (.names)                                                                              0.148     1.701
out:rq_b[3].outpad[0] (.output)                                                                      1.373     3.074
data arrival time                                                                                              3.074

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.074
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.574


#Path 23
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[30].in[0] (.names)                                                     0.485     1.533
rq_b[30].out[0] (.names)                                                    0.218     1.751
out:rq_b[30].outpad[0] (.output)                                            1.315     3.066
data arrival time                                                                     3.066

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.066
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.566


#Path 24
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[28].in[1] (.names)                                                                              0.369     1.557
rq_a[28].out[0] (.names)                                                                             0.197     1.754
out:rq_a[28].outpad[0] (.output)                                                                     1.312     3.066
data arrival time                                                                                              3.066

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.066
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.566


#Path 25
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[26].in[1] (.names)                                                                               0.485     1.673
rq_a[26].out[0] (.names)                                                                              0.197     1.870
out:rq_a[26].outpad[0] (.output)                                                                      1.190     3.060
data arrival time                                                                                               3.060

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.560


#Path 26
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[18].in[1] (.names)                                                                              0.424     1.612
rq_a[18].out[0] (.names)                                                                             0.136     1.747
out:rq_a[18].outpad[0] (.output)                                                                     1.312     3.059
data arrival time                                                                                              3.059

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.059
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.559


#Path 27
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[14].in[1] (.names)                                                                               0.427     1.666
rq_a[14].out[0] (.names)                                                                              0.197     1.863
out:rq_a[14].outpad[0] (.output)                                                                      1.190     3.054
data arrival time                                                                                               3.054

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.054
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.554


#Path 28
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[17].in[1] (.names)                                                                               0.488     1.727
rq_a[17].out[0] (.names)                                                                              0.136     1.863
out:rq_a[17].outpad[0] (.output)                                                                      1.190     3.053
data arrival time                                                                                               3.053

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.053
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.553


#Path 29
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[13].in[1] (.names)                                                                               0.366     1.553
rq_b[13].out[0] (.names)                                                                              0.218     1.771
out:rq_b[13].outpad[0] (.output)                                                                      1.254     3.025
data arrival time                                                                                               3.025

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.025
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.525


#Path 30
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[17].in[1] (.names)                                                                               0.427     1.614
rq_b[17].out[0] (.names)                                                                              0.099     1.713
out:rq_b[17].outpad[0] (.output)                                                                      1.312     3.025
data arrival time                                                                                               3.025

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.025
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.525


#Path 31
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[8].in[1] (.names)                                                                                0.485     1.672
rq_b[8].out[0] (.names)                                                                               0.099     1.771
out:rq_b[8].outpad[0] (.output)                                                                       1.251     3.022
data arrival time                                                                                               3.022

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.022
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.522


#Path 32
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[16].in[2] (.names)                                                                               0.427     1.666
rq_a[16].out[0] (.names)                                                                              0.099     1.766
out:rq_a[16].outpad[0] (.output)                                                                      1.254     3.020
data arrival time                                                                                               3.020

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.020
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.520


#Path 33
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[4].in[1] (.names)                                                                               0.366     1.605
rq_a[4].out[0] (.names)                                                                              0.218     1.824
out:rq_a[4].outpad[0] (.output)                                                                      1.193     3.017
data arrival time                                                                                              3.017

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.017
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.517


#Path 34
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[11].in[1] (.names)                                                                               0.485     1.672
rq_b[11].out[0] (.names)                                                                              0.148     1.819
out:rq_b[11].outpad[0] (.output)                                                                      1.193     3.013
data arrival time                                                                                               3.013

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.013
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.513


#Path 35
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[6].in[1] (.names)                                                                               0.366     1.553
rq_b[6].out[0] (.names)                                                                              0.148     1.701
out:rq_b[6].outpad[0] (.output)                                                                      1.312     3.013
data arrival time                                                                                              3.013

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.013
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.513


#Path 36
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[25].in[1] (.names)                                                                              0.369     1.557
rq_a[25].out[0] (.names)                                                                             0.197     1.754
out:rq_a[25].outpad[0] (.output)                                                                     1.251     3.005
data arrival time                                                                                              3.005

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.005
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.505


#Path 37
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[12].in[1] (.names)                                                                               0.427     1.614
rq_b[12].out[0] (.names)                                                                              0.136     1.749
out:rq_b[12].outpad[0] (.output)                                                                      1.254     3.003
data arrival time                                                                                               3.003

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.003
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.503


#Path 38
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[29].in[0] (.names)                                                     0.485     1.533
rq_b[29].out[0] (.names)                                                    0.218     1.751
out:rq_b[29].outpad[0] (.output)                                            1.251     3.002
data arrival time                                                                     3.002

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.002
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.502


#Path 39
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[5].in[1] (.names)                                                                               0.366     1.605
rq_a[5].out[0] (.names)                                                                              0.197     1.802
out:rq_a[5].outpad[0] (.output)                                                                      1.190     2.993
data arrival time                                                                                              2.993

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.993
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.493


#Path 40
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[27].in[1] (.names)                                                                              0.430     1.618
rq_a[27].out[0] (.names)                                                                             0.099     1.717
out:rq_a[27].outpad[0] (.output)                                                                     1.251     2.968
data arrival time                                                                                              2.968

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.968
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.468


#Path 41
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[14].in[1] (.names)                                                                               0.430     1.617
rq_b[14].out[0] (.names)                                                                              0.218     1.835
out:rq_b[14].outpad[0] (.output)                                                                      1.132     2.967
data arrival time                                                                                               2.967

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.967
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.467


#Path 42
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[10].in[1] (.names)                                                                              0.607     1.846
rq_a[10].out[0] (.names)                                                                             0.099     1.945
out:rq_a[10].outpad[0] (.output)                                                                     1.016     2.962
data arrival time                                                                                              2.962

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.962
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.462


#Path 43
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[7].in[1] (.names)                                                                               0.424     1.663
rq_a[7].out[0] (.names)                                                                              0.218     1.882
out:rq_a[7].outpad[0] (.output)                                                                      1.077     2.959
data arrival time                                                                                              2.959

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.959
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.459


#Path 44
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[1].in[2] (.names)                                                                               0.366     1.553
rq_b[1].out[0] (.names)                                                                              0.148     1.701
out:rq_b[1].outpad[0] (.output)                                                                      1.251     2.952
data arrival time                                                                                              2.952

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.952
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.452


#Path 45
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[6].in[1] (.names)                                                                               0.305     1.545
rq_a[6].out[0] (.names)                                                                              0.148     1.692
out:rq_a[6].outpad[0] (.output)                                                                      1.257     2.950
data arrival time                                                                                              2.950

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.950
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.450


#Path 46
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[3].in[1] (.names)                                                                               0.305     1.545
rq_a[3].out[0] (.names)                                                                              0.136     1.680
out:rq_a[3].outpad[0] (.output)                                                                      1.251     2.931
data arrival time                                                                                              2.931

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.931
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.431


#Path 47
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[16].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$3304[16].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$3304[16].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[16].in[2] (.names)                                                         0.546     1.594
rq_b[16].out[0] (.names)                                                        0.136     1.729
out:rq_b[16].outpad[0] (.output)                                                1.193     2.923
data arrival time                                                                         2.923

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -2.923
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.423


#Path 48
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[25].in[0] (.names)                                                     0.485     1.533
rq_b[25].out[0] (.names)                                                    0.135     1.668
out:rq_b[25].outpad[0] (.output)                                            1.251     2.920
data arrival time                                                                     2.920

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.920
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.420


#Path 49
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[15].in[1] (.names)                                                                               0.366     1.605
rq_a[15].out[0] (.names)                                                                              0.218     1.824
out:rq_a[15].outpad[0] (.output)                                                                      1.071     2.895
data arrival time                                                                                               2.895

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.895
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.395


#Path 50
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[10].in[1] (.names)                                                                              0.366     1.553
rq_b[10].out[0] (.names)                                                                             0.148     1.701
out:rq_b[10].outpad[0] (.output)                                                                     1.193     2.894
data arrival time                                                                                              2.894

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.894
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.394


#Path 51
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[5].in[1] (.names)                                                                               0.366     1.553
rq_b[5].out[0] (.names)                                                                              0.148     1.701
out:rq_b[5].outpad[0] (.output)                                                                      1.190     2.891
data arrival time                                                                                              2.891

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.891
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.391


#Path 52
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K) [clock-to-output]     0.294     1.188
rq_a[29].in[1] (.names)                                                                               0.424     1.612
rq_a[29].out[0] (.names)                                                                              0.136     1.747
out:rq_a[29].outpad[0] (.output)                                                                      1.135     2.883
data arrival time                                                                                               2.883

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.883
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.383


#Path 53
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[18].in[0] (.names)                                                     0.366     1.414
rq_b[18].out[0] (.names)                                                    0.148     1.562
out:rq_b[18].outpad[0] (.output)                                            1.315     2.877
data arrival time                                                                     2.877

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.877
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.377


#Path 54
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[27].in[0] (.names)                                                     0.485     1.533
rq_b[27].out[0] (.names)                                                    0.148     1.681
out:rq_b[27].outpad[0] (.output)                                            1.193     2.874
data arrival time                                                                     2.874

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.874
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.374


#Path 55
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[31].in[0] (.names)                                                     0.485     1.533
rq_b[31].out[0] (.names)                                                    0.148     1.681
out:rq_b[31].outpad[0] (.output)                                            1.193     2.874
data arrival time                                                                     2.874

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.874
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.374


#Path 56
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[2].in[0] (.names)                                                      0.424     1.472
rq_b[2].out[0] (.names)                                                     0.148     1.620
out:rq_b[2].outpad[0] (.output)                                             1.251     2.871
data arrival time                                                                     2.871

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.371


#Path 57
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[23].in[0] (.names)                                                     0.485     1.533
rq_b[23].out[0] (.names)                                                    0.135     1.668
out:rq_b[23].outpad[0] (.output)                                            1.193     2.862
data arrival time                                                                     2.862

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.862
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.362


#Path 58
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[20].in[0] (.names)                                                     0.366     1.414
rq_b[20].out[0] (.names)                                                    0.218     1.632
out:rq_b[20].outpad[0] (.output)                                            1.190     2.822
data arrival time                                                                     2.822

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.822
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.322


#Path 59
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[16] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K)                          0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[16] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[26].in[1] (.names)                                                                               0.485     1.430
rq_b[26].out[0] (.names)                                                                              0.197     1.627
out:rq_b[26].outpad[0] (.output)                                                                      1.193     2.820
data arrival time                                                                                               2.820

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.820
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.320


#Path 60
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[1] (RS_TDP36K) [clock-to-output]     0.051     0.945
rq_b[19].in[1] (.names)                                                                              0.424     1.369
rq_b[19].out[0] (.names)                                                                             0.197     1.566
out:rq_b[19].outpad[0] (.output)                                                                     1.251     2.817
data arrival time                                                                                              2.817

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.817
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.317


#Path 61
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[24].in[0] (.names)                                                     0.366     1.414
rq_b[24].out[0] (.names)                                                    0.136     1.550
out:rq_b[24].outpad[0] (.output)                                            1.254     2.804
data arrival time                                                                     2.804

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.804
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.304


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[28].in[0] (.names)                                                     0.485     1.533
rq_b[28].out[0] (.names)                                                    0.135     1.668
out:rq_b[28].outpad[0] (.output)                                            1.074     2.743
data arrival time                                                                     2.743

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.743
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.243


#Path 63
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[21].in[0] (.names)                                                     0.366     1.414
rq_b[21].out[0] (.names)                                                    0.136     1.550
out:rq_b[21].outpad[0] (.output)                                            1.190     2.740
data arrival time                                                                     2.740

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.740
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.240


#Path 64
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[22].in[0] (.names)                                                     0.366     1.414
rq_b[22].out[0] (.names)                                                    0.136     1.550
out:rq_b[22].outpad[0] (.output)                                            1.190     2.740
data arrival time                                                                     2.740

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.740
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.240


#Path 65
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names)                                          1.559     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K)                       0.339     3.115
data arrival time                                                                                            3.115

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.231     3.164
data required time                                                                                           3.164
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.164
data arrival time                                                                                           -3.115
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.048


#Path 66
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names)                                          1.559     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K)                       0.339     3.115
data arrival time                                                                                            3.115

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.228     3.167
data required time                                                                                           3.167
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.167
data arrival time                                                                                           -3.115
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.051


#Path 67
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3312.D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           1.000     1.000
id[0].inpad[0] (.input)                                                        0.000     1.000
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names)                        1.559     2.559
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2267:execute$3312.D[0] (dffre)                          0.513     3.290
data arrival time                                                                        3.290

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock0.inpad[0] (.input)                                                       0.000     2.500
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre)                          0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -3.290
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.072


#Path 68
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names)                                            1.559     2.559
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names)                                           0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B1[0] (RS_TDP36K)                       0.402     3.179
data arrival time                                                                                            3.179

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.140     3.254
data required time                                                                                           3.254
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.254
data arrival time                                                                                           -3.179
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.075


#Path 69
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names)                                            1.559     2.559
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names)                                           0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B2[0] (RS_TDP36K)                       0.402     3.179
data arrival time                                                                                            3.179

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.121     3.273
data required time                                                                                           3.273
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.273
data arrival time                                                                                           -3.179
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.094


#Path 70
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[26].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[26].E[0] (dffre)                                                                                                                                                                                             0.546     3.261
data arrival time                                                                                                                                                                                                                                               3.261

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[26].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.261
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.101


#Path 71
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[14].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[14].E[0] (dffre)                                                                                                                                                                                             0.546     3.261
data arrival time                                                                                                                                                                                                                                               3.261

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[14].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.261
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.101


#Path 72
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[1].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[1].E[0] (dffre)                                                                                                                                                                                              0.546     3.261
data arrival time                                                                                                                                                                                                                                               3.261

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[1].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.261
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.101


#Path 73
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[0].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[0].E[0] (dffre)                                                                                                                                                                                              0.546     3.261
data arrival time                                                                                                                                                                                                                                               3.261

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[0].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.261
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.101


#Path 74
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[15].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[15].E[0] (dffre)                                                                                                                                                                                             0.546     3.261
data arrival time                                                                                                                                                                                                                                               3.261

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[15].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.261
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.101


#Path 75
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[13].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[13].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[13].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 76
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[22].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[22].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[22].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 77
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[24].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[24].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[24].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 78
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[31].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[31].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[31].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 79
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[20].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[20].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[20].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 80
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[18].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[18].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[18].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 81
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[17].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[17].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[17].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 82
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[16].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[16].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[16].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 83
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[15].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[15].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[15].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 84
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[11].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[11].E[0] (dffre)                                                                                                                                                                                             0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[11].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 85
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[9].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[9].E[0] (dffre)                                                                                                                                                                                              0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[9].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 86
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[8].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[8].E[0] (dffre)                                                                                                                                                                                              0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[8].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 87
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[5].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[5].E[0] (dffre)                                                                                                                                                                                              0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[5].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 88
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[4].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[4].E[0] (dffre)                                                                                                                                                                                              0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[4].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 89
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[3].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names)                        1.498     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.197     2.695
$auto$memory_libmap.cc:2266:execute$3311[3].E[0] (dffre)                                                                                                                                                                                              0.546     3.240
data arrival time                                                                                                                                                                                                                                               3.240

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3311[3].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.240
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.122


#Path 90
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[2].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[2].E[0] (dffre)                                                                                                                                                                                              0.485     3.201
data arrival time                                                                                                                                                                                                                                               3.201

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[2].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.201
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.162


#Path 91
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[5].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[5].E[0] (dffre)                                                                                                                                                                                              0.485     3.201
data arrival time                                                                                                                                                                                                                                               3.201

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[5].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.201
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.162


#Path 92
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[7].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[7].E[0] (dffre)                                                                                                                                                                                              0.485     3.201
data arrival time                                                                                                                                                                                                                                               3.201

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[7].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.201
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.162


#Path 93
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names)                                          1.559     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[0] (RS_TDP36K)                        0.339     3.115
data arrival time                                                                                            3.115

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.111     3.283
data required time                                                                                           3.283
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.283
data arrival time                                                                                           -3.115
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.168


#Path 94
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names)                                          1.559     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[1] (RS_TDP36K)                        0.339     3.115
data arrival time                                                                                            3.115

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.111     3.283
data required time                                                                                           3.283
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.283
data arrival time                                                                                           -3.115
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.168


#Path 95
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names)                                          1.559     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[0] (RS_TDP36K)                        0.339     3.115
data arrival time                                                                                            3.115

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.109     3.285
data required time                                                                                           3.285
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.285
data arrival time                                                                                           -3.115
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.170


#Path 96
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
id[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names)                                          1.559     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names)                                         0.218     2.777
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[1] (RS_TDP36K)                        0.339     3.115
data arrival time                                                                                            3.115

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.109     3.285
data required time                                                                                           3.285
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.285
data arrival time                                                                                           -3.115
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.170


#Path 97
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3305.D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           1.000     1.000
id[0].inpad[0] (.input)                                                        0.000     1.000
genblk1[0].dpram_32x1024_submodule.rce_b.in[1] (.names)                        1.440     2.440
genblk1[0].dpram_32x1024_submodule.rce_b.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2267:execute$3305.D[0] (dffre)                          0.501     3.159
data arrival time                                                                        3.159

clock clock1 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock1.inpad[0] (.input)                                                       0.000     2.500
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre)                          0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -3.159
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.204


#Path 98
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[25].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[25].E[0] (dffre)                                                                                                                                                                                             0.427     3.143
data arrival time                                                                                                                                                                                                                                               3.143

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[25].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.143
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.220


#Path 99
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[27].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[27].E[0] (dffre)                                                                                                                                                                                             0.427     3.143
data arrival time                                                                                                                                                                                                                                               3.143

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[27].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.143
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.220


#Path 100
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[28].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names)                        1.498     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names)                       0.218     2.716
$auto$memory_libmap.cc:2266:execute$3304[28].E[0] (dffre)                                                                                                                                                                                             0.427     3.143
data arrival time                                                                                                                                                                                                                                               3.143

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$3304[28].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.143
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.220


#End of timing report
