15:52:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
15:52:54 INFO  : XSCT server has started successfully.
15:52:55 INFO  : Successfully done setting XSCT server connection channel  
15:52:55 INFO  : plnx-install-location is set to ''
15:52:55 INFO  : Successfully done query RDI_DATADIR 
15:52:55 INFO  : Successfully done setting workspace for the tool. 
15:52:55 INFO  : Registering command handlers for Vitis TCF services
15:56:52 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
15:58:23 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:07:25 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:07:48 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:12:17 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:12:36 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:13:03 INFO  : 'jtag frequency' command is executed.
16:13:03 INFO  : Context for 'APU' is selected.
16:13:03 INFO  : System reset is completed.
16:13:07 INFO  : 'after 3000' command is executed.
16:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:13:08 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:13:08 INFO  : Context for 'APU' is selected.
16:13:08 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:08 INFO  : Context for 'APU' is selected.
16:13:08 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:13:08 INFO  : 'ps7_init' command is executed.
16:13:08 INFO  : 'ps7_post_config' command is executed.
16:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:09 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:09 INFO  : Memory regions updated for context APU
16:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:09 INFO  : 'con' command is executed.
16:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:09 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
16:17:02 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:17:12 INFO  : Disconnected from the channel tcfchan#3.
16:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:17:12 INFO  : 'jtag frequency' command is executed.
16:17:12 INFO  : Context for 'APU' is selected.
16:17:12 INFO  : System reset is completed.
16:17:15 INFO  : 'after 3000' command is executed.
16:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:17:16 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:17:16 INFO  : Context for 'APU' is selected.
16:17:16 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:17 INFO  : Context for 'APU' is selected.
16:17:17 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:17:17 INFO  : 'ps7_init' command is executed.
16:17:17 INFO  : 'ps7_post_config' command is executed.
16:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:17 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:17 INFO  : Memory regions updated for context APU
16:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:17 INFO  : 'con' command is executed.
16:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:17 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
16:17:48 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:17:55 INFO  : Disconnected from the channel tcfchan#4.
16:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:17:55 INFO  : 'jtag frequency' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:56 INFO  : System reset is completed.
16:17:59 INFO  : 'after 3000' command is executed.
16:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:18:00 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:18:00 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:00 INFO  : Context for 'APU' is selected.
16:18:00 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:18:00 INFO  : 'ps7_init' command is executed.
16:18:00 INFO  : 'ps7_post_config' command is executed.
16:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:01 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:01 INFO  : Memory regions updated for context APU
16:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:01 INFO  : 'con' command is executed.
16:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:01 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
16:18:44 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:18:51 INFO  : Disconnected from the channel tcfchan#5.
16:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:18:52 INFO  : 'jtag frequency' command is executed.
16:18:52 INFO  : Context for 'APU' is selected.
16:18:52 INFO  : System reset is completed.
16:18:55 INFO  : 'after 3000' command is executed.
16:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:18:56 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:18:56 INFO  : Context for 'APU' is selected.
16:18:56 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:57 INFO  : Context for 'APU' is selected.
16:18:57 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:18:57 INFO  : 'ps7_init' command is executed.
16:18:57 INFO  : 'ps7_post_config' command is executed.
16:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:57 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:57 INFO  : Memory regions updated for context APU
16:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:57 INFO  : 'con' command is executed.
16:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:18:57 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
16:21:11 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:27:16 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:27:24 INFO  : Disconnected from the channel tcfchan#6.
16:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:27:24 INFO  : 'jtag frequency' command is executed.
16:27:24 INFO  : Context for 'APU' is selected.
16:27:24 INFO  : System reset is completed.
16:27:27 INFO  : 'after 3000' command is executed.
16:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:27:29 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:27:29 INFO  : Context for 'APU' is selected.
16:27:29 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:29 INFO  : Context for 'APU' is selected.
16:27:29 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:27:29 INFO  : 'ps7_init' command is executed.
16:27:29 INFO  : 'ps7_post_config' command is executed.
16:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:29 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:29 INFO  : Memory regions updated for context APU
16:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:30 INFO  : 'con' command is executed.
16:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:30 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
16:28:03 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:28:16 INFO  : Disconnected from the channel tcfchan#7.
16:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:28:17 INFO  : 'jtag frequency' command is executed.
16:28:17 INFO  : Context for 'APU' is selected.
16:28:17 INFO  : System reset is completed.
16:28:20 INFO  : 'after 3000' command is executed.
16:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:28:21 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:28:21 INFO  : Context for 'APU' is selected.
16:28:21 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:21 INFO  : Context for 'APU' is selected.
16:28:22 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:28:22 INFO  : 'ps7_init' command is executed.
16:28:22 INFO  : 'ps7_post_config' command is executed.
16:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:22 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:22 INFO  : Memory regions updated for context APU
16:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:22 INFO  : 'con' command is executed.
16:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:22 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
08:38:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
08:38:36 INFO  : XSCT server has started successfully.
08:38:36 INFO  : Successfully done setting XSCT server connection channel  
08:38:36 INFO  : plnx-install-location is set to ''
08:38:36 INFO  : Successfully done setting workspace for the tool. 
08:38:36 INFO  : Registering command handlers for Vitis TCF services
08:38:37 INFO  : Successfully done query RDI_DATADIR 
08:43:36 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:44:30 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:45:50 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:46:52 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC6FA' is selected.
08:47:16 INFO  : 'jtag frequency' command is executed.
08:47:17 INFO  : Context for 'APU' is selected.
08:47:17 INFO  : System reset is completed.
08:47:20 INFO  : 'after 3000' command is executed.
08:47:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1' command is executed.
08:47:21 INFO  : FPGA configured successfully with bitstream "H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
08:47:21 INFO  : Context for 'APU' is selected.
08:47:21 INFO  : Hardware design information is loaded from 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
08:47:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:21 INFO  : Context for 'APU' is selected.
08:47:21 INFO  : Sourcing of 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
08:47:21 INFO  : 'ps7_init' command is executed.
08:47:21 INFO  : 'ps7_post_config' command is executed.
08:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:22 INFO  : The application 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:22 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1
fpga -file H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:22 INFO  : Memory regions updated for context APU
08:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:22 INFO  : 'con' command is executed.
08:47:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:47:22 INFO  : Launch script is exported to file 'H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
08:48:26 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:48:39 INFO  : Disconnected from the channel tcfchan#2.
08:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:48:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC6FA' is selected.
08:48:40 INFO  : 'jtag frequency' command is executed.
08:48:40 INFO  : Context for 'APU' is selected.
08:48:40 INFO  : System reset is completed.
08:48:43 INFO  : 'after 3000' command is executed.
08:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1' command is executed.
08:48:44 INFO  : FPGA configured successfully with bitstream "H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
08:48:44 INFO  : Context for 'APU' is selected.
08:48:45 INFO  : Hardware design information is loaded from 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
08:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:48:45 INFO  : Context for 'APU' is selected.
08:48:45 INFO  : Sourcing of 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
08:48:45 INFO  : 'ps7_init' command is executed.
08:48:45 INFO  : 'ps7_post_config' command is executed.
08:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:45 INFO  : The application 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:48:45 INFO  : 'configparams force-mem-access 0' command is executed.
08:48:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1
fpga -file H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

08:48:45 INFO  : Memory regions updated for context APU
08:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:45 INFO  : 'con' command is executed.
08:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:48:45 INFO  : Launch script is exported to file 'H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
08:52:19 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:56:56 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:57:05 INFO  : Disconnected from the channel tcfchan#3.
08:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC6FA' is selected.
08:57:06 INFO  : 'jtag frequency' command is executed.
08:57:06 INFO  : Context for 'APU' is selected.
08:57:06 INFO  : System reset is completed.
08:57:09 INFO  : 'after 3000' command is executed.
08:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1' command is executed.
08:57:10 INFO  : FPGA configured successfully with bitstream "H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
08:57:10 INFO  : Context for 'APU' is selected.
08:57:10 INFO  : Hardware design information is loaded from 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
08:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
08:57:10 INFO  : Context for 'APU' is selected.
08:57:10 INFO  : Sourcing of 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
08:57:10 INFO  : 'ps7_init' command is executed.
08:57:10 INFO  : 'ps7_post_config' command is executed.
08:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:11 INFO  : The application 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
08:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1
fpga -file H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

08:57:11 INFO  : Memory regions updated for context APU
08:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:57:11 INFO  : 'con' command is executed.
08:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:57:11 INFO  : Launch script is exported to file 'H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
08:58:11 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
08:58:18 INFO  : Disconnected from the channel tcfchan#4.
08:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:58:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC6FA' is selected.
08:58:19 INFO  : 'jtag frequency' command is executed.
08:58:19 INFO  : Context for 'APU' is selected.
08:58:19 INFO  : System reset is completed.
08:58:22 INFO  : 'after 3000' command is executed.
08:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1' command is executed.
08:58:23 INFO  : FPGA configured successfully with bitstream "H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
08:58:23 INFO  : Context for 'APU' is selected.
08:58:23 INFO  : Hardware design information is loaded from 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
08:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
08:58:23 INFO  : Context for 'APU' is selected.
08:58:23 INFO  : Sourcing of 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
08:58:23 INFO  : 'ps7_init' command is executed.
08:58:24 INFO  : 'ps7_post_config' command is executed.
08:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:24 INFO  : The application 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1
fpga -file H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

08:58:24 INFO  : Memory regions updated for context APU
08:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:24 INFO  : 'con' command is executed.
08:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:58:24 INFO  : Launch script is exported to file 'H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
09:00:50 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
09:00:58 INFO  : Disconnected from the channel tcfchan#5.
09:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC6FA' is selected.
09:00:59 INFO  : 'jtag frequency' command is executed.
09:00:59 INFO  : Context for 'APU' is selected.
09:00:59 INFO  : System reset is completed.
09:01:02 INFO  : 'after 3000' command is executed.
09:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1' command is executed.
09:01:03 INFO  : FPGA configured successfully with bitstream "H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
09:01:03 INFO  : Context for 'APU' is selected.
09:01:03 INFO  : Hardware design information is loaded from 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
09:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:03 INFO  : Context for 'APU' is selected.
09:01:03 INFO  : Sourcing of 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:01:04 INFO  : 'ps7_init' command is executed.
09:01:04 INFO  : 'ps7_post_config' command is executed.
09:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:04 INFO  : The application 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1
fpga -file H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:04 INFO  : Memory regions updated for context APU
09:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:04 INFO  : 'con' command is executed.
09:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:01:04 INFO  : Launch script is exported to file 'H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
09:01:42 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
09:01:50 INFO  : Disconnected from the channel tcfchan#6.
09:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FC6FA' is selected.
09:01:50 INFO  : 'jtag frequency' command is executed.
09:01:50 INFO  : Context for 'APU' is selected.
09:01:51 INFO  : System reset is completed.
09:01:54 INFO  : 'after 3000' command is executed.
09:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1' command is executed.
09:01:55 INFO  : FPGA configured successfully with bitstream "H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
09:01:55 INFO  : Context for 'APU' is selected.
09:01:55 INFO  : Hardware design information is loaded from 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
09:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:55 INFO  : Context for 'APU' is selected.
09:01:55 INFO  : Sourcing of 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:01:55 INFO  : 'ps7_init' command is executed.
09:01:55 INFO  : 'ps7_post_config' command is executed.
09:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:56 INFO  : The application 'H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FC6FA" && level==0} -index 1
fpga -file H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_AES/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:56 INFO  : Memory regions updated for context APU
09:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:56 INFO  : 'con' command is executed.
09:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:01:56 INFO  : Launch script is exported to file 'H:\SOC_AES\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
09:31:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
09:31:43 INFO  : XSCT server has started successfully.
09:31:43 INFO  : Successfully done setting XSCT server connection channel  
09:31:43 INFO  : plnx-install-location is set to ''
09:31:43 INFO  : Successfully done setting workspace for the tool. 
09:31:43 INFO  : Registering command handlers for Vitis TCF services
09:31:44 INFO  : Successfully done query RDI_DATADIR 
09:33:55 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
09:34:18 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
09:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BDFA' is selected.
09:35:59 INFO  : 'jtag frequency' command is executed.
09:36:00 INFO  : Context for 'APU' is selected.
09:36:00 INFO  : System reset is completed.
09:36:03 INFO  : 'after 3000' command is executed.
09:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BDFA" && level==0} -index 1' command is executed.
09:36:05 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
09:36:06 INFO  : Context for 'APU' is selected.
09:36:06 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
09:36:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:06 INFO  : Context for 'APU' is selected.
09:36:06 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
09:36:07 INFO  : 'ps7_init' command is executed.
09:36:07 INFO  : 'ps7_post_config' command is executed.
09:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:08 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BDFA" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:08 INFO  : Memory regions updated for context APU
09:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:08 INFO  : 'con' command is executed.
09:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:08 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\systemdebugger_vhdl_vitis_system_standalone.tcl'
12:37:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
12:37:31 INFO  : XSCT server has started successfully.
12:37:31 INFO  : Successfully done setting XSCT server connection channel  
12:37:31 INFO  : plnx-install-location is set to ''
12:37:31 INFO  : Successfully done setting workspace for the tool. 
12:37:32 INFO  : Registering command handlers for Vitis TCF services
12:37:32 INFO  : Successfully done query RDI_DATADIR 
12:55:08 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
12:55:31 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
12:56:31 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
12:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:03 WARN  : Part name present in the hardware specification 'xc7z010clg400-1' doesn't match the one present on the target 'xc7z020'.
12:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:59:04 INFO  : 'jtag frequency' command is executed.
12:59:05 INFO  : Context for 'APU' is selected.
12:59:05 INFO  : System reset is completed.
12:59:08 INFO  : 'after 3000' command is executed.
12:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:59:10 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
12:59:10 INFO  : Context for 'APU' is selected.
12:59:10 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
12:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:10 INFO  : Context for 'APU' is selected.
12:59:10 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:59:10 INFO  : 'ps7_init' command is executed.
12:59:10 INFO  : 'ps7_post_config' command is executed.
12:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:11 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:11 INFO  : Memory regions updated for context APU
12:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:11 INFO  : 'con' command is executed.
12:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:11 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
12:59:33 INFO  : Disconnected from the channel tcfchan#1.
12:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
12:59:34 INFO  : 'jtag frequency' command is executed.
12:59:34 INFO  : Context for 'APU' is selected.
12:59:34 INFO  : System reset is completed.
12:59:37 INFO  : 'after 3000' command is executed.
12:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
12:59:39 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
12:59:39 INFO  : Context for 'APU' is selected.
12:59:42 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
12:59:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:42 INFO  : Context for 'APU' is selected.
12:59:42 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:59:42 INFO  : 'ps7_init' command is executed.
12:59:42 INFO  : 'ps7_post_config' command is executed.
12:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:42 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:42 INFO  : Memory regions updated for context APU
12:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:42 INFO  : 'con' command is executed.
12:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:42 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:04:38 INFO  : Disconnected from the channel tcfchan#2.
13:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
13:04:40 INFO  : 'jtag frequency' command is executed.
13:04:40 INFO  : Context for 'APU' is selected.
13:04:40 INFO  : System reset is completed.
13:04:43 INFO  : 'after 3000' command is executed.
13:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
13:04:44 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
13:04:44 INFO  : Context for 'APU' is selected.
13:04:47 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
13:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:47 INFO  : Context for 'APU' is selected.
13:04:47 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:04:47 INFO  : 'ps7_init' command is executed.
13:04:47 INFO  : 'ps7_post_config' command is executed.
13:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:48 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:48 INFO  : Memory regions updated for context APU
13:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:48 INFO  : 'con' command is executed.
13:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:48 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:06:04 INFO  : Disconnected from the channel tcfchan#3.
13:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
13:06:06 INFO  : 'jtag frequency' command is executed.
13:06:06 INFO  : Context for 'APU' is selected.
13:06:06 INFO  : System reset is completed.
13:06:09 INFO  : 'after 3000' command is executed.
13:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
13:06:11 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
13:06:11 INFO  : Context for 'APU' is selected.
13:06:13 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
13:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:13 INFO  : Context for 'APU' is selected.
13:06:14 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:06:14 INFO  : 'ps7_init' command is executed.
13:06:14 INFO  : 'ps7_post_config' command is executed.
13:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:14 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:14 INFO  : Memory regions updated for context APU
13:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:14 INFO  : 'con' command is executed.
13:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:14 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:06:52 INFO  : Disconnected from the channel tcfchan#4.
13:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
13:06:54 INFO  : 'jtag frequency' command is executed.
13:06:54 INFO  : Context for 'APU' is selected.
13:06:54 INFO  : System reset is completed.
13:06:57 INFO  : 'after 3000' command is executed.
13:06:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
13:06:58 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
13:06:58 INFO  : Context for 'APU' is selected.
13:07:01 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
13:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:01 INFO  : Context for 'APU' is selected.
13:07:01 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:07:01 INFO  : 'ps7_init' command is executed.
13:07:01 INFO  : 'ps7_post_config' command is executed.
13:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:02 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:02 INFO  : Memory regions updated for context APU
13:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:02 INFO  : 'con' command is executed.
13:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:02 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:30:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
14:30:22 INFO  : Registering command handlers for Vitis TCF services
14:30:22 INFO  : XSCT server has started successfully.
14:30:22 INFO  : plnx-install-location is set to ''
14:30:22 INFO  : Successfully done setting XSCT server connection channel  
14:30:22 INFO  : Successfully done setting workspace for the tool. 
14:30:22 INFO  : Successfully done query RDI_DATADIR 
14:30:25 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:30:39 INFO  : 'jtag frequency' command is executed.
14:30:39 INFO  : Context for 'APU' is selected.
14:30:39 INFO  : System reset is completed.
14:30:42 INFO  : 'after 3000' command is executed.
14:30:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:30:43 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:30:43 INFO  : Context for 'APU' is selected.
14:30:43 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:30:44 INFO  : 'ps7_init' command is executed.
14:30:44 INFO  : 'ps7_post_config' command is executed.
14:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:44 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:44 INFO  : Memory regions updated for context APU
14:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:44 INFO  : 'con' command is executed.
14:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:44 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:31:16 INFO  : Disconnected from the channel tcfchan#1.
14:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:31:17 INFO  : 'jtag frequency' command is executed.
14:31:17 INFO  : Context for 'APU' is selected.
14:31:17 INFO  : System reset is completed.
14:31:20 INFO  : 'after 3000' command is executed.
14:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:31:22 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:31:22 INFO  : Context for 'APU' is selected.
14:31:25 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:25 INFO  : Context for 'APU' is selected.
14:31:25 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:31:25 INFO  : 'ps7_init' command is executed.
14:31:25 INFO  : 'ps7_post_config' command is executed.
14:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:25 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:26 INFO  : Memory regions updated for context APU
14:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:26 INFO  : 'con' command is executed.
14:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:26 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:32:07 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:32:22 INFO  : Disconnected from the channel tcfchan#2.
14:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:32:23 INFO  : 'jtag frequency' command is executed.
14:32:23 INFO  : Context for 'APU' is selected.
14:32:23 INFO  : System reset is completed.
14:32:26 INFO  : 'after 3000' command is executed.
14:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:32:28 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:32:28 INFO  : Context for 'APU' is selected.
14:32:30 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:30 INFO  : Context for 'APU' is selected.
14:32:30 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:32:30 INFO  : 'ps7_init' command is executed.
14:32:30 INFO  : 'ps7_post_config' command is executed.
14:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:31 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:31 INFO  : Memory regions updated for context APU
14:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:31 INFO  : 'con' command is executed.
14:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:31 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:33:13 INFO  : Disconnected from the channel tcfchan#3.
14:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:33:15 INFO  : 'jtag frequency' command is executed.
14:33:15 INFO  : Context for 'APU' is selected.
14:33:15 INFO  : System reset is completed.
14:33:18 INFO  : 'after 3000' command is executed.
14:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:33:19 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:33:19 INFO  : Context for 'APU' is selected.
14:33:22 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:33:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:22 INFO  : Context for 'APU' is selected.
14:33:22 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:33:23 INFO  : 'ps7_init' command is executed.
14:33:23 INFO  : 'ps7_post_config' command is executed.
14:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:23 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:23 INFO  : Memory regions updated for context APU
14:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:23 INFO  : 'con' command is executed.
14:33:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:23 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:34:39 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:34:53 INFO  : Disconnected from the channel tcfchan#4.
14:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:34:55 INFO  : 'jtag frequency' command is executed.
14:34:55 INFO  : Context for 'APU' is selected.
14:34:55 INFO  : System reset is completed.
14:34:58 INFO  : 'after 3000' command is executed.
14:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:34:59 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:34:59 INFO  : Context for 'APU' is selected.
14:35:02 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:35:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:02 INFO  : Context for 'APU' is selected.
14:35:02 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:35:02 INFO  : 'ps7_init' command is executed.
14:35:02 INFO  : 'ps7_post_config' command is executed.
14:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:03 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:03 INFO  : Memory regions updated for context APU
14:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:03 INFO  : 'con' command is executed.
14:35:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:03 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:35:40 INFO  : Disconnected from the channel tcfchan#5.
14:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:35:42 INFO  : 'jtag frequency' command is executed.
14:35:42 INFO  : Context for 'APU' is selected.
14:35:42 INFO  : System reset is completed.
14:35:45 INFO  : 'after 3000' command is executed.
14:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:35:46 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:35:46 INFO  : Context for 'APU' is selected.
14:35:49 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:49 INFO  : Context for 'APU' is selected.
14:35:49 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:35:50 INFO  : 'ps7_init' command is executed.
14:35:50 INFO  : 'ps7_post_config' command is executed.
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:50 INFO  : Memory regions updated for context APU
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : 'con' command is executed.
14:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:50 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:35:59 INFO  : Disconnected from the channel tcfchan#6.
14:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:36:01 INFO  : 'jtag frequency' command is executed.
14:36:01 INFO  : Context for 'APU' is selected.
14:36:01 INFO  : System reset is completed.
14:36:04 INFO  : 'after 3000' command is executed.
14:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:36:05 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:36:05 INFO  : Context for 'APU' is selected.
14:36:08 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:36:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:08 INFO  : Context for 'APU' is selected.
14:36:08 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:36:08 INFO  : 'ps7_init' command is executed.
14:36:08 INFO  : 'ps7_post_config' command is executed.
14:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:09 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:09 INFO  : Memory regions updated for context APU
14:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:09 INFO  : 'con' command is executed.
14:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:09 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:37:17 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:37:25 INFO  : Disconnected from the channel tcfchan#7.
14:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:37:26 INFO  : 'jtag frequency' command is executed.
14:37:26 INFO  : Context for 'APU' is selected.
14:37:26 INFO  : System reset is completed.
14:37:29 INFO  : 'after 3000' command is executed.
14:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:37:31 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:37:31 INFO  : Context for 'APU' is selected.
14:37:34 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:34 INFO  : Context for 'APU' is selected.
14:37:34 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:37:34 INFO  : 'ps7_init' command is executed.
14:37:34 INFO  : 'ps7_post_config' command is executed.
14:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:34 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:34 INFO  : Memory regions updated for context APU
14:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:34 INFO  : 'con' command is executed.
14:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:34 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:38:23 INFO  : Disconnected from the channel tcfchan#8.
14:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:38:24 INFO  : 'jtag frequency' command is executed.
14:38:24 INFO  : Context for 'APU' is selected.
14:38:25 INFO  : System reset is completed.
14:38:28 INFO  : 'after 3000' command is executed.
14:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:38:29 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:38:29 INFO  : Context for 'APU' is selected.
14:38:32 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:32 INFO  : Context for 'APU' is selected.
14:38:32 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:38:32 INFO  : 'ps7_init' command is executed.
14:38:32 INFO  : 'ps7_post_config' command is executed.
14:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:33 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:33 INFO  : Memory regions updated for context APU
14:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:33 INFO  : 'con' command is executed.
14:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:33 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:47:09 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:47:18 INFO  : Disconnected from the channel tcfchan#9.
14:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:47:19 INFO  : 'jtag frequency' command is executed.
14:47:19 INFO  : Context for 'APU' is selected.
14:47:19 INFO  : System reset is completed.
14:47:22 INFO  : 'after 3000' command is executed.
14:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:47:24 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:47:24 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:27 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:47:27 INFO  : 'ps7_init' command is executed.
14:47:27 INFO  : 'ps7_post_config' command is executed.
14:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:27 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:27 INFO  : Memory regions updated for context APU
14:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:27 INFO  : 'con' command is executed.
14:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:27 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:55:26 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:55:41 INFO  : Disconnected from the channel tcfchan#10.
14:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:55:43 INFO  : 'jtag frequency' command is executed.
14:55:43 INFO  : Context for 'APU' is selected.
14:55:43 INFO  : System reset is completed.
14:55:46 INFO  : 'after 3000' command is executed.
14:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:55:47 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:55:47 INFO  : Context for 'APU' is selected.
14:55:50 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:50 INFO  : Context for 'APU' is selected.
14:55:50 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:55:51 INFO  : 'ps7_init' command is executed.
14:55:51 INFO  : 'ps7_post_config' command is executed.
14:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:51 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:51 INFO  : Memory regions updated for context APU
14:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:51 INFO  : 'con' command is executed.
14:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:51 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:59:24 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:59:33 INFO  : Disconnected from the channel tcfchan#11.
14:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77BD5A' is selected.
14:59:35 INFO  : 'jtag frequency' command is executed.
14:59:35 INFO  : Context for 'APU' is selected.
14:59:35 INFO  : System reset is completed.
14:59:38 INFO  : 'after 3000' command is executed.
14:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1' command is executed.
14:59:39 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:59:39 INFO  : Context for 'APU' is selected.
14:59:42 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:59:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:42 INFO  : Context for 'APU' is selected.
14:59:42 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:59:42 INFO  : 'ps7_init' command is executed.
14:59:42 INFO  : 'ps7_post_config' command is executed.
14:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:43 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77BD5A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:43 INFO  : Memory regions updated for context APU
14:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:43 INFO  : 'con' command is executed.
14:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:43 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:56:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
13:56:25 INFO  : XSCT server has started successfully.
13:56:25 INFO  : plnx-install-location is set to ''
13:56:25 INFO  : Successfully done setting XSCT server connection channel  
13:56:25 INFO  : Successfully done setting workspace for the tool. 
13:56:26 INFO  : Registering command handlers for Vitis TCF services
13:56:26 INFO  : Successfully done query RDI_DATADIR 
13:56:34 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
13:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:57:06 INFO  : 'jtag frequency' command is executed.
13:57:06 INFO  : Context for 'APU' is selected.
13:57:06 INFO  : System reset is completed.
13:57:09 INFO  : 'after 3000' command is executed.
13:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:57:10 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
13:57:10 INFO  : Context for 'APU' is selected.
13:57:11 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
13:57:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:11 INFO  : Context for 'APU' is selected.
13:57:11 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:57:11 INFO  : 'ps7_init' command is executed.
13:57:11 INFO  : 'ps7_post_config' command is executed.
13:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:11 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:11 INFO  : Memory regions updated for context APU
13:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:11 INFO  : 'con' command is executed.
13:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:11 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:02:32 INFO  : Disconnected from the channel tcfchan#1.
14:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:02:33 INFO  : 'jtag frequency' command is executed.
14:02:33 INFO  : Context for 'APU' is selected.
14:02:33 INFO  : System reset is completed.
14:02:36 INFO  : 'after 3000' command is executed.
14:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:02:38 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:02:38 INFO  : Context for 'APU' is selected.
14:02:41 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:41 INFO  : Context for 'APU' is selected.
14:02:41 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:02:41 INFO  : 'ps7_init' command is executed.
14:02:41 INFO  : 'ps7_post_config' command is executed.
14:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:41 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:42 INFO  : Memory regions updated for context APU
14:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:42 INFO  : 'con' command is executed.
14:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:42 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:06:04 INFO  : Disconnected from the channel tcfchan#2.
14:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:06:05 INFO  : 'jtag frequency' command is executed.
14:06:05 INFO  : Context for 'APU' is selected.
14:06:05 INFO  : System reset is completed.
14:06:08 INFO  : 'after 3000' command is executed.
14:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:06:09 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:06:10 INFO  : Context for 'APU' is selected.
14:06:12 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:12 INFO  : Context for 'APU' is selected.
14:06:12 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:06:13 INFO  : 'ps7_init' command is executed.
14:06:13 INFO  : 'ps7_post_config' command is executed.
14:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:13 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:13 INFO  : Memory regions updated for context APU
14:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:13 INFO  : 'con' command is executed.
14:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:13 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:17:00 INFO  : Disconnected from the channel tcfchan#3.
14:26:48 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:27:58 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:28:16 INFO  : 'jtag frequency' command is executed.
14:28:16 INFO  : Context for 'APU' is selected.
14:28:16 INFO  : System reset is completed.
14:28:19 INFO  : 'after 3000' command is executed.
14:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:28:21 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:28:21 INFO  : Context for 'APU' is selected.
14:28:21 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:21 INFO  : Context for 'APU' is selected.
14:28:21 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:28:21 INFO  : 'ps7_init' command is executed.
14:28:21 INFO  : 'ps7_post_config' command is executed.
14:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:21 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:21 INFO  : Memory regions updated for context APU
14:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:21 INFO  : 'con' command is executed.
14:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:22 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:29:20 INFO  : Disconnected from the channel tcfchan#4.
14:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:29:21 INFO  : 'jtag frequency' command is executed.
14:29:21 INFO  : Context for 'APU' is selected.
14:29:21 INFO  : System reset is completed.
14:29:25 INFO  : 'after 3000' command is executed.
14:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:29:26 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:29:26 INFO  : Context for 'APU' is selected.
14:29:29 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:29 INFO  : Context for 'APU' is selected.
14:29:29 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:29:29 INFO  : 'ps7_init' command is executed.
14:29:29 INFO  : 'ps7_post_config' command is executed.
14:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:30 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:30 INFO  : Memory regions updated for context APU
14:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:30 INFO  : 'con' command is executed.
14:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:30 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:29:45 INFO  : Disconnected from the channel tcfchan#5.
14:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:29:47 INFO  : 'jtag frequency' command is executed.
14:29:47 INFO  : Context for 'APU' is selected.
14:29:47 INFO  : System reset is completed.
14:29:50 INFO  : 'after 3000' command is executed.
14:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:29:51 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:29:51 INFO  : Context for 'APU' is selected.
14:29:54 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:54 INFO  : Context for 'APU' is selected.
14:29:54 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:29:55 INFO  : 'ps7_init' command is executed.
14:29:55 INFO  : 'ps7_post_config' command is executed.
14:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:55 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:55 INFO  : Memory regions updated for context APU
14:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:55 INFO  : 'con' command is executed.
14:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:55 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:30:04 INFO  : Disconnected from the channel tcfchan#6.
14:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:30:07 INFO  : 'jtag frequency' command is executed.
14:30:07 INFO  : Context for 'APU' is selected.
14:30:08 INFO  : System reset is completed.
14:30:11 INFO  : 'after 3000' command is executed.
14:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:30:12 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:30:12 INFO  : Context for 'APU' is selected.
14:30:15 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:15 INFO  : Context for 'APU' is selected.
14:30:15 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:30:15 INFO  : 'ps7_init' command is executed.
14:30:15 INFO  : 'ps7_post_config' command is executed.
14:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:15 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:16 INFO  : Memory regions updated for context APU
14:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:16 INFO  : 'con' command is executed.
14:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:16 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:30:37 INFO  : Disconnected from the channel tcfchan#7.
14:30:50 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:31:00 INFO  : 'jtag frequency' command is executed.
14:31:00 INFO  : Context for 'APU' is selected.
14:31:00 INFO  : System reset is completed.
14:31:03 INFO  : 'after 3000' command is executed.
14:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:31:05 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:31:05 INFO  : Context for 'APU' is selected.
14:31:05 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:05 INFO  : Context for 'APU' is selected.
14:31:05 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:31:05 INFO  : 'ps7_init' command is executed.
14:31:05 INFO  : 'ps7_post_config' command is executed.
14:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:05 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:05 INFO  : Memory regions updated for context APU
14:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:05 INFO  : 'con' command is executed.
14:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:05 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:31:40 INFO  : Disconnected from the channel tcfchan#8.
14:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:31:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:32:04 INFO  : 'jtag frequency' command is executed.
14:32:04 INFO  : Context for 'APU' is selected.
14:32:04 INFO  : System reset is completed.
14:32:07 INFO  : 'after 3000' command is executed.
14:32:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:32:09 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:32:09 INFO  : Context for 'APU' is selected.
14:32:11 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:11 INFO  : Context for 'APU' is selected.
14:32:11 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:32:12 INFO  : 'ps7_init' command is executed.
14:32:12 INFO  : 'ps7_post_config' command is executed.
14:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:12 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:12 INFO  : Memory regions updated for context APU
14:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:12 INFO  : 'con' command is executed.
14:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:12 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:39:39 INFO  : Disconnected from the channel tcfchan#9.
14:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:39:40 INFO  : 'jtag frequency' command is executed.
14:39:40 INFO  : Context for 'APU' is selected.
14:39:40 INFO  : System reset is completed.
14:39:43 INFO  : 'after 3000' command is executed.
14:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:39:45 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:39:45 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:39:48 INFO  : 'ps7_init' command is executed.
14:39:48 INFO  : 'ps7_post_config' command is executed.
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:48 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:48 INFO  : Memory regions updated for context APU
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:48 INFO  : 'con' command is executed.
14:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:48 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:41:31 INFO  : Disconnected from the channel tcfchan#10.
14:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:42:06 INFO  : 'jtag frequency' command is executed.
14:42:06 INFO  : Context for 'APU' is selected.
14:42:06 INFO  : System reset is completed.
14:42:09 INFO  : 'after 3000' command is executed.
14:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:42:11 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:42:11 INFO  : Context for 'APU' is selected.
14:42:14 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:14 INFO  : Context for 'APU' is selected.
14:42:14 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:42:14 INFO  : 'ps7_init' command is executed.
14:42:14 INFO  : 'ps7_post_config' command is executed.
14:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:14 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:14 INFO  : Memory regions updated for context APU
14:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:14 INFO  : 'con' command is executed.
14:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:14 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:46:59 INFO  : Disconnected from the channel tcfchan#11.
14:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:47:06 INFO  : 'jtag frequency' command is executed.
14:47:06 INFO  : Context for 'APU' is selected.
14:47:07 INFO  : System reset is completed.
14:47:10 INFO  : 'after 3000' command is executed.
14:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:47:11 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:47:11 INFO  : Context for 'APU' is selected.
14:47:14 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:14 INFO  : Context for 'APU' is selected.
14:47:14 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:47:14 INFO  : 'ps7_init' command is executed.
14:47:14 INFO  : 'ps7_post_config' command is executed.
14:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:15 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:15 INFO  : Memory regions updated for context APU
14:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:15 INFO  : 'con' command is executed.
14:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:15 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:47:44 INFO  : Disconnected from the channel tcfchan#12.
14:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:47:45 INFO  : 'jtag frequency' command is executed.
14:47:45 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : System reset is completed.
14:47:48 INFO  : 'after 3000' command is executed.
14:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:47:50 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:47:50 INFO  : Context for 'APU' is selected.
14:47:53 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:53 INFO  : Context for 'APU' is selected.
14:47:53 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:47:53 INFO  : 'ps7_init' command is executed.
14:47:53 INFO  : 'ps7_post_config' command is executed.
14:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:53 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:53 INFO  : Memory regions updated for context APU
14:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:53 INFO  : 'con' command is executed.
14:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:53 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:49:38 INFO  : Disconnected from the channel tcfchan#13.
14:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:49:39 INFO  : 'jtag frequency' command is executed.
14:49:39 INFO  : Context for 'APU' is selected.
14:49:39 INFO  : System reset is completed.
14:49:42 INFO  : 'after 3000' command is executed.
14:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:49:44 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:49:44 INFO  : Context for 'APU' is selected.
14:49:47 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:47 INFO  : Context for 'APU' is selected.
14:49:47 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:49:47 INFO  : 'ps7_init' command is executed.
14:49:47 INFO  : 'ps7_post_config' command is executed.
14:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:48 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:48 INFO  : Memory regions updated for context APU
14:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:48 INFO  : 'con' command is executed.
14:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:48 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:52:00 INFO  : Disconnected from the channel tcfchan#14.
14:52:30 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:53:10 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:53:18 INFO  : 'jtag frequency' command is executed.
14:53:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:53:18 INFO  : Context for 'APU' is selected.
14:53:18 INFO  : 'jtag frequency' command is executed.
14:53:18 INFO  : System reset is completed.
14:53:18 INFO  : Context for 'APU' is selected.
14:53:21 INFO  : 'after 3000' command is executed.
14:53:21 INFO  : System reset is completed.
14:53:24 INFO  : 'after 3000' command is executed.
14:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:53:25 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:53:27 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:53:27 INFO  : Context for 'APU' is selected.
14:53:27 INFO  : Context for 'APU' is selected.
14:53:27 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:53:27 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:27 INFO  : Context for 'APU' is selected.
14:53:27 INFO  : Context for 'APU' is selected.
14:53:27 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:53:27 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:53:27 INFO  : 'ps7_init' command is executed.
14:53:27 INFO  : 'ps7_init' command is executed.
14:53:27 INFO  : 'ps7_post_config' command is executed.
14:53:27 INFO  : 'ps7_post_config' command is executed.
14:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:28 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:28 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:28 INFO  : Memory regions updated for context APU
14:53:28 INFO  : Memory regions updated for context APU
14:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:28 INFO  : 'con' command is executed.
14:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:28 ERROR : Already running
14:53:28 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:53:28 INFO  : Disconnected from the channel tcfchan#15.
14:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:53:37 INFO  : 'jtag frequency' command is executed.
14:53:37 INFO  : Context for 'APU' is selected.
14:53:37 INFO  : System reset is completed.
14:53:40 INFO  : 'after 3000' command is executed.
14:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:53:42 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:53:42 INFO  : Context for 'APU' is selected.
14:53:45 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:53:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:45 INFO  : Context for 'APU' is selected.
14:53:45 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:53:45 INFO  : 'ps7_init' command is executed.
14:53:45 INFO  : 'ps7_post_config' command is executed.
14:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:46 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:46 INFO  : Memory regions updated for context APU
14:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:46 INFO  : 'con' command is executed.
14:53:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:46 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:57:08 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:57:18 INFO  : Disconnected from the channel tcfchan#16.
14:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:57:20 INFO  : 'jtag frequency' command is executed.
14:57:20 INFO  : Context for 'APU' is selected.
14:57:20 INFO  : System reset is completed.
14:57:23 INFO  : 'after 3000' command is executed.
14:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:57:24 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:57:24 INFO  : Context for 'APU' is selected.
14:57:27 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:27 INFO  : Context for 'APU' is selected.
14:57:27 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:57:27 INFO  : 'ps7_init' command is executed.
14:57:27 INFO  : 'ps7_post_config' command is executed.
14:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:28 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:28 INFO  : Memory regions updated for context APU
14:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:28 INFO  : 'con' command is executed.
14:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:28 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:58:37 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
14:58:43 INFO  : Disconnected from the channel tcfchan#17.
14:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:58:45 INFO  : 'jtag frequency' command is executed.
14:58:45 INFO  : Context for 'APU' is selected.
14:58:45 INFO  : System reset is completed.
14:58:48 INFO  : 'after 3000' command is executed.
14:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:58:49 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:58:49 INFO  : Context for 'APU' is selected.
14:58:52 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:58:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:52 INFO  : Context for 'APU' is selected.
14:58:52 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:58:52 INFO  : 'ps7_init' command is executed.
14:58:52 INFO  : 'ps7_post_config' command is executed.
14:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:53 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:53 INFO  : Memory regions updated for context APU
14:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:53 INFO  : 'con' command is executed.
14:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:53 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
14:59:12 INFO  : Disconnected from the channel tcfchan#18.
14:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
14:59:13 INFO  : 'jtag frequency' command is executed.
14:59:13 INFO  : Context for 'APU' is selected.
14:59:13 INFO  : System reset is completed.
14:59:16 INFO  : 'after 3000' command is executed.
14:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
14:59:18 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
14:59:18 INFO  : Context for 'APU' is selected.
14:59:20 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
14:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:21 INFO  : Context for 'APU' is selected.
14:59:21 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
14:59:21 INFO  : 'ps7_init' command is executed.
14:59:21 INFO  : 'ps7_post_config' command is executed.
14:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:21 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:21 INFO  : Memory regions updated for context APU
14:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:21 INFO  : 'con' command is executed.
14:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:21 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
15:01:43 INFO  : Disconnected from the channel tcfchan#19.
15:01:52 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
15:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
15:01:58 INFO  : 'jtag frequency' command is executed.
15:01:58 INFO  : Context for 'APU' is selected.
15:01:58 INFO  : System reset is completed.
15:02:02 INFO  : 'after 3000' command is executed.
15:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
15:02:03 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
15:02:03 INFO  : Context for 'APU' is selected.
15:02:03 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
15:02:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:03 INFO  : Context for 'APU' is selected.
15:02:03 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
15:02:03 INFO  : 'ps7_init' command is executed.
15:02:03 INFO  : 'ps7_post_config' command is executed.
15:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:04 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:04 INFO  : Memory regions updated for context APU
15:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:04 INFO  : 'con' command is executed.
15:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:04 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
15:03:40 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
15:03:47 INFO  : Disconnected from the channel tcfchan#20.
15:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
15:03:49 INFO  : 'jtag frequency' command is executed.
15:03:49 INFO  : Context for 'APU' is selected.
15:03:49 INFO  : System reset is completed.
15:03:52 INFO  : 'after 3000' command is executed.
15:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
15:03:53 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
15:03:53 INFO  : Context for 'APU' is selected.
15:03:56 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
15:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:56 INFO  : Context for 'APU' is selected.
15:03:56 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
15:03:57 INFO  : 'ps7_init' command is executed.
15:03:57 INFO  : 'ps7_post_config' command is executed.
15:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:57 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:57 INFO  : Memory regions updated for context APU
15:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:57 INFO  : 'con' command is executed.
15:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:57 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
15:24:02 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
15:24:12 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
15:24:18 INFO  : Disconnected from the channel tcfchan#21.
15:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
15:24:20 INFO  : 'jtag frequency' command is executed.
15:24:20 INFO  : Context for 'APU' is selected.
15:24:20 INFO  : System reset is completed.
15:24:23 INFO  : 'after 3000' command is executed.
15:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
15:24:24 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
15:24:24 INFO  : Context for 'APU' is selected.
15:24:27 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
15:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:27 INFO  : Context for 'APU' is selected.
15:24:27 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
15:24:27 INFO  : 'ps7_init' command is executed.
15:24:27 INFO  : 'ps7_post_config' command is executed.
15:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:28 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:28 INFO  : Memory regions updated for context APU
15:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:28 INFO  : 'con' command is executed.
15:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:28 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
15:30:06 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
15:30:12 INFO  : Disconnected from the channel tcfchan#22.
15:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : System reset is completed.
15:30:17 INFO  : 'after 3000' command is executed.
15:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
15:30:18 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
15:30:18 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
15:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
15:30:21 INFO  : 'ps7_init' command is executed.
15:30:21 INFO  : 'ps7_post_config' command is executed.
15:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:22 INFO  : Memory regions updated for context APU
15:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : 'con' command is executed.
15:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:22 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
15:31:28 INFO  : Disconnected from the channel tcfchan#23.
15:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
15:31:29 INFO  : 'jtag frequency' command is executed.
15:31:29 INFO  : Context for 'APU' is selected.
15:31:30 INFO  : System reset is completed.
15:31:33 INFO  : 'after 3000' command is executed.
15:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
15:31:34 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
15:31:34 INFO  : Context for 'APU' is selected.
15:31:37 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
15:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:37 INFO  : Context for 'APU' is selected.
15:31:37 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
15:31:37 INFO  : 'ps7_init' command is executed.
15:31:37 INFO  : 'ps7_post_config' command is executed.
15:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:37 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:37 INFO  : Memory regions updated for context APU
15:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:37 INFO  : 'con' command is executed.
15:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:38 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
12:56:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
12:56:48 INFO  : XSCT server has started successfully.
12:56:48 INFO  : plnx-install-location is set to ''
12:56:48 INFO  : Successfully done setting XSCT server connection channel  
12:56:48 INFO  : Successfully done setting workspace for the tool. 
12:56:49 INFO  : Registering command handlers for Vitis TCF services
12:56:49 INFO  : Successfully done query RDI_DATADIR 
12:57:41 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
12:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:58:42 INFO  : 'jtag frequency' command is executed.
12:58:42 INFO  : Context for 'APU' is selected.
12:58:42 INFO  : System reset is completed.
12:58:45 INFO  : 'after 3000' command is executed.
12:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:58:46 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
12:58:47 INFO  : Context for 'APU' is selected.
12:58:47 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
12:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:47 INFO  : Context for 'APU' is selected.
12:58:47 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:58:47 INFO  : 'ps7_init' command is executed.
12:58:47 INFO  : 'ps7_post_config' command is executed.
12:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:47 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:47 INFO  : Memory regions updated for context APU
12:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:48 INFO  : 'con' command is executed.
12:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:48 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
12:59:14 INFO  : Disconnected from the channel tcfchan#1.
12:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:59:15 INFO  : 'jtag frequency' command is executed.
12:59:15 INFO  : Context for 'APU' is selected.
12:59:15 INFO  : System reset is completed.
12:59:18 INFO  : 'after 3000' command is executed.
12:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:59:20 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
12:59:20 INFO  : Context for 'APU' is selected.
12:59:22 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
12:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:22 INFO  : Context for 'APU' is selected.
12:59:22 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:59:22 INFO  : 'ps7_init' command is executed.
12:59:22 INFO  : 'ps7_post_config' command is executed.
12:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:23 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:23 INFO  : Memory regions updated for context APU
12:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:23 INFO  : 'con' command is executed.
12:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:23 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:03:20 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
13:03:31 INFO  : Disconnected from the channel tcfchan#2.
13:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:03:32 INFO  : 'jtag frequency' command is executed.
13:03:32 INFO  : Context for 'APU' is selected.
13:03:32 INFO  : System reset is completed.
13:03:35 INFO  : 'after 3000' command is executed.
13:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:03:37 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
13:03:37 INFO  : Context for 'APU' is selected.
13:03:40 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
13:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:40 INFO  : Context for 'APU' is selected.
13:03:40 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:03:40 INFO  : 'ps7_init' command is executed.
13:03:40 INFO  : 'ps7_post_config' command is executed.
13:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:40 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:40 INFO  : Memory regions updated for context APU
13:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:40 INFO  : 'con' command is executed.
13:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:40 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:04:21 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
13:04:29 INFO  : Disconnected from the channel tcfchan#3.
13:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:04:31 INFO  : 'jtag frequency' command is executed.
13:04:31 INFO  : Context for 'APU' is selected.
13:04:31 INFO  : System reset is completed.
13:04:34 INFO  : 'after 3000' command is executed.
13:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:04:35 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
13:04:35 INFO  : Context for 'APU' is selected.
13:04:38 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
13:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:38 INFO  : Context for 'APU' is selected.
13:04:38 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:04:39 INFO  : 'ps7_init' command is executed.
13:04:39 INFO  : 'ps7_post_config' command is executed.
13:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:39 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:39 INFO  : Memory regions updated for context APU
13:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:39 INFO  : 'con' command is executed.
13:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:04:39 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
13:12:50 INFO  : Disconnected from the channel tcfchan#4.
16:47:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
16:47:43 INFO  : XSCT server has started successfully.
16:47:43 INFO  : Registering command handlers for Vitis TCF services
16:47:44 INFO  : plnx-install-location is set to ''
16:47:44 INFO  : Successfully done setting XSCT server connection channel  
16:47:44 INFO  : Successfully done query RDI_DATADIR 
16:47:44 INFO  : Successfully done setting workspace for the tool. 
16:51:08 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:57:01 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
16:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
16:57:19 INFO  : 'jtag frequency' command is executed.
16:57:19 INFO  : Context for 'APU' is selected.
16:57:19 INFO  : System reset is completed.
16:57:22 INFO  : 'after 3000' command is executed.
16:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
16:57:23 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
16:57:23 INFO  : Context for 'APU' is selected.
16:57:23 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
16:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:23 INFO  : Context for 'APU' is selected.
16:57:23 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
16:57:24 INFO  : 'ps7_init' command is executed.
16:57:24 INFO  : 'ps7_post_config' command is executed.
16:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:24 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:24 INFO  : Memory regions updated for context APU
16:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:24 INFO  : 'con' command is executed.
16:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:24 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
17:11:47 INFO  : Disconnected from the channel tcfchan#1.
17:35:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
17:35:02 INFO  : XSCT server has started successfully.
17:35:02 INFO  : plnx-install-location is set to ''
17:35:02 INFO  : Successfully done setting XSCT server connection channel  
17:35:02 INFO  : Successfully done setting workspace for the tool. 
17:35:04 INFO  : Registering command handlers for Vitis TCF services
17:35:04 INFO  : Successfully done query RDI_DATADIR 
17:36:54 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
17:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
17:37:13 INFO  : 'jtag frequency' command is executed.
17:37:14 INFO  : Context for 'APU' is selected.
17:37:14 INFO  : System reset is completed.
17:37:17 INFO  : 'after 3000' command is executed.
17:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
17:37:19 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
17:37:20 INFO  : Context for 'APU' is selected.
17:37:20 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
17:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:21 INFO  : Context for 'APU' is selected.
17:37:21 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
17:37:22 INFO  : 'ps7_init' command is executed.
17:37:22 INFO  : 'ps7_post_config' command is executed.
17:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:22 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:22 INFO  : Memory regions updated for context APU
17:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:22 INFO  : 'con' command is executed.
17:37:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:22 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
17:37:37 INFO  : Disconnected from the channel tcfchan#2.
17:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
17:37:39 INFO  : 'jtag frequency' command is executed.
17:37:39 INFO  : Context for 'APU' is selected.
17:37:39 INFO  : System reset is completed.
17:37:42 INFO  : 'after 3000' command is executed.
17:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
17:37:43 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
17:37:43 INFO  : Context for 'APU' is selected.
17:37:43 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
17:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:43 INFO  : Context for 'APU' is selected.
17:37:43 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
17:37:44 INFO  : 'ps7_init' command is executed.
17:37:44 INFO  : 'ps7_post_config' command is executed.
17:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:44 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:44 INFO  : Memory regions updated for context APU
17:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:44 INFO  : 'con' command is executed.
17:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:44 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
17:41:33 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
17:41:39 INFO  : Disconnected from the channel tcfchan#3.
17:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
17:41:41 INFO  : 'jtag frequency' command is executed.
17:41:41 INFO  : Context for 'APU' is selected.
17:41:41 INFO  : System reset is completed.
17:41:44 INFO  : 'after 3000' command is executed.
17:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
17:41:45 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
17:41:45 INFO  : Context for 'APU' is selected.
17:41:45 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
17:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:45 INFO  : Context for 'APU' is selected.
17:41:45 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
17:41:46 INFO  : 'ps7_init' command is executed.
17:41:46 INFO  : 'ps7_post_config' command is executed.
17:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:46 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:46 INFO  : Memory regions updated for context APU
17:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:46 INFO  : 'con' command is executed.
17:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:46 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
17:47:49 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
17:49:23 INFO  : Checking for BSP changes to sync application flags for project 'VHDL_Vitis'...
17:50:09 INFO  : Disconnected from the channel tcfchan#4.
17:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
17:50:10 INFO  : 'jtag frequency' command is executed.
17:50:10 INFO  : Context for 'APU' is selected.
17:50:11 INFO  : System reset is completed.
17:50:14 INFO  : 'after 3000' command is executed.
17:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
17:50:15 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
17:50:15 INFO  : Context for 'APU' is selected.
17:50:15 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
17:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:15 INFO  : Context for 'APU' is selected.
17:50:15 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
17:50:15 INFO  : 'ps7_init' command is executed.
17:50:15 INFO  : 'ps7_post_config' command is executed.
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:16 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:16 INFO  : Memory regions updated for context APU
17:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:16 INFO  : 'con' command is executed.
17:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:16 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
17:51:24 INFO  : Disconnected from the channel tcfchan#5.
18:19:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
18:19:53 INFO  : XSCT server has started successfully.
18:19:53 INFO  : Successfully done setting XSCT server connection channel  
18:19:53 INFO  : plnx-install-location is set to ''
18:19:53 INFO  : Successfully done setting workspace for the tool. 
18:19:53 INFO  : Registering command handlers for Vitis TCF services
18:19:53 INFO  : Successfully done query RDI_DATADIR 
18:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
18:20:12 INFO  : 'jtag frequency' command is executed.
18:20:13 INFO  : Context for 'APU' is selected.
18:20:13 INFO  : System reset is completed.
18:20:16 INFO  : 'after 3000' command is executed.
18:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
18:20:18 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
18:20:19 INFO  : Context for 'APU' is selected.
18:20:19 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
18:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:20 INFO  : Context for 'APU' is selected.
18:20:20 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
18:20:20 INFO  : 'ps7_init' command is executed.
18:20:20 INFO  : 'ps7_post_config' command is executed.
18:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:21 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:21 INFO  : Memory regions updated for context APU
18:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:21 INFO  : 'con' command is executed.
18:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:21 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
18:20:27 INFO  : Disconnected from the channel tcfchan#1.
18:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
18:20:29 INFO  : 'jtag frequency' command is executed.
18:20:29 INFO  : Context for 'APU' is selected.
18:20:29 INFO  : System reset is completed.
18:20:32 INFO  : 'after 3000' command is executed.
18:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
18:20:33 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
18:20:33 INFO  : Context for 'APU' is selected.
18:20:36 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
18:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:36 INFO  : Context for 'APU' is selected.
18:20:36 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
18:20:36 INFO  : 'ps7_init' command is executed.
18:20:36 INFO  : 'ps7_post_config' command is executed.
18:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:36 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:36 INFO  : Memory regions updated for context APU
18:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:36 INFO  : 'con' command is executed.
18:20:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:36 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
18:21:00 INFO  : Disconnected from the channel tcfchan#2.
18:21:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
18:21:01 INFO  : 'jtag frequency' command is executed.
18:21:01 INFO  : Context for 'APU' is selected.
18:21:01 INFO  : System reset is completed.
18:21:04 INFO  : 'after 3000' command is executed.
18:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
18:21:06 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit"
18:21:06 INFO  : Context for 'APU' is selected.
18:21:08 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa'.
18:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:08 INFO  : Context for 'APU' is selected.
18:21:08 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl' is done.
18:21:09 INFO  : 'ps7_init' command is executed.
18:21:09 INFO  : 'ps7_post_config' command is executed.
18:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:09 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/bitstream/AES_F_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/AES_F_wrapper/export/AES_F_wrapper/hw/AES_F_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_Vitis/Debug/VHDL_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:09 INFO  : Memory regions updated for context APU
18:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:09 INFO  : 'con' command is executed.
18:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:09 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\.sdk\launch_scripts\single_application_debug\debugger_vhdl_vitis-default.tcl'
18:21:29 INFO  : Disconnected from the channel tcfchan#3.
18:23:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\temp_xsdb_launch_script.tcl
18:23:46 INFO  : XSCT server has started successfully.
18:23:46 INFO  : Successfully done setting XSCT server connection channel  
18:23:46 INFO  : plnx-install-location is set to ''
18:23:46 INFO  : Successfully done setting workspace for the tool. 
18:23:46 INFO  : Registering command handlers for Vitis TCF services
18:23:46 INFO  : Successfully done query RDI_DATADIR 
