$date
	Tue Mar 10 23:42:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module test $end
$var wire 1 ! clk_i $end
$var wire 2 " num [1:0] $end
$var wire 1 # reset_n $end
$var reg 4 $ exp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
bx "
1!
$end
#5000
0!
#10000
b0 $
1!
0#
#15000
0!
#20000
1!
1#
#25000
0!
#30000
1!
#35000
0!
#40000
b1 $
1!
b0 "
#45000
0!
#50000
1!
#55000
0!
#60000
b10 $
1!
b1 "
#65000
0!
#70000
1!
#75000
0!
#80000
b100 $
1!
b10 "
#85000
0!
#90000
1!
#95000
0!
#100000
b1000 $
1!
b11 "
#105000
0!
#110000
1!
#115000
0!
#120000
1!
#125000
0!
#130000
1!
#135000
0!
#140000
1!
