-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Tue Oct 31 22:24:20 2023
-- Host        : xacc-head-000-5.csl.illinois.edu running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_ss_ucs_0_sim_netlist.vhdl
-- Design      : ulp_ss_ucs_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu250-figd2104-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0 : entity is "bd_1361_gpio_gapping_demand_concat_0,xlconcat_v2_1_4_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0 : entity is "xlconcat_v2_1_4_xlconcat,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \^in0\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0 : entity is "bd_1361_gpio_ucs_status_concat_0,xlconcat_v2_1_4_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0 : entity is "xlconcat_v2_1_4_xlconcat,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  \^in0\(0) <= In0(0);
  \^in2\(13 downto 0) <= In2(13 downto 0);
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29 downto 16) <= \^in2\(13 downto 0);
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \^in0\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0 : entity is "bd_1361_slice_gapping_demand_ack_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0 : entity is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(0) <= \^din\(16);
  \^din\(16) <= Din(16);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0 : entity is "bd_1361_slice_gapping_demand_enable_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0 : entity is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(0) <= \^din\(20);
  \^din\(20) <= Din(20);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0 : entity is "bd_1361_slice_gapping_demand_rate_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0 : entity is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(7 downto 0) <= \^din\(7 downto 0);
  \^din\(7 downto 0) <= Din(7 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0 : entity is "bd_1361_slice_ucs_control_status_done_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0 : entity is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(0) <= \^din\(0);
  \^din\(0) <= Din(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0 : entity is "bd_1361_slice_ucs_control_status_force_shutdown_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0 : entity is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0 is
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Dout(15 downto 0) <= \^din\(20 downto 5);
  \^din\(20 downto 5) <= Din(20 downto 5);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_top_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_top_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_top_0 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_xbar_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 143 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 143 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_xbar_0;
  signal \<const0>\ : STD_LOGIC;
  signal \^m00_axi_araddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m00_axi_awaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m01_axi_araddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m01_axi_awaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m02_axi_araddr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m02_axi_awaddr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m03_axi_araddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^m03_axi_awaddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^m04_axi_araddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^m04_axi_awaddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal xbar_n_100 : STD_LOGIC;
  signal xbar_n_101 : STD_LOGIC;
  signal xbar_n_102 : STD_LOGIC;
  signal xbar_n_103 : STD_LOGIC;
  signal xbar_n_113 : STD_LOGIC;
  signal xbar_n_114 : STD_LOGIC;
  signal xbar_n_115 : STD_LOGIC;
  signal xbar_n_116 : STD_LOGIC;
  signal xbar_n_117 : STD_LOGIC;
  signal xbar_n_118 : STD_LOGIC;
  signal xbar_n_119 : STD_LOGIC;
  signal xbar_n_120 : STD_LOGIC;
  signal xbar_n_121 : STD_LOGIC;
  signal xbar_n_122 : STD_LOGIC;
  signal xbar_n_123 : STD_LOGIC;
  signal xbar_n_124 : STD_LOGIC;
  signal xbar_n_125 : STD_LOGIC;
  signal xbar_n_126 : STD_LOGIC;
  signal xbar_n_127 : STD_LOGIC;
  signal xbar_n_128 : STD_LOGIC;
  signal xbar_n_129 : STD_LOGIC;
  signal xbar_n_130 : STD_LOGIC;
  signal xbar_n_131 : STD_LOGIC;
  signal xbar_n_137 : STD_LOGIC;
  signal xbar_n_138 : STD_LOGIC;
  signal xbar_n_139 : STD_LOGIC;
  signal xbar_n_140 : STD_LOGIC;
  signal xbar_n_141 : STD_LOGIC;
  signal xbar_n_142 : STD_LOGIC;
  signal xbar_n_143 : STD_LOGIC;
  signal xbar_n_144 : STD_LOGIC;
  signal xbar_n_145 : STD_LOGIC;
  signal xbar_n_146 : STD_LOGIC;
  signal xbar_n_147 : STD_LOGIC;
  signal xbar_n_148 : STD_LOGIC;
  signal xbar_n_149 : STD_LOGIC;
  signal xbar_n_161 : STD_LOGIC;
  signal xbar_n_162 : STD_LOGIC;
  signal xbar_n_163 : STD_LOGIC;
  signal xbar_n_164 : STD_LOGIC;
  signal xbar_n_165 : STD_LOGIC;
  signal xbar_n_166 : STD_LOGIC;
  signal xbar_n_167 : STD_LOGIC;
  signal xbar_n_168 : STD_LOGIC;
  signal xbar_n_169 : STD_LOGIC;
  signal xbar_n_170 : STD_LOGIC;
  signal xbar_n_171 : STD_LOGIC;
  signal xbar_n_172 : STD_LOGIC;
  signal xbar_n_173 : STD_LOGIC;
  signal xbar_n_461 : STD_LOGIC;
  signal xbar_n_462 : STD_LOGIC;
  signal xbar_n_463 : STD_LOGIC;
  signal xbar_n_464 : STD_LOGIC;
  signal xbar_n_465 : STD_LOGIC;
  signal xbar_n_466 : STD_LOGIC;
  signal xbar_n_467 : STD_LOGIC;
  signal xbar_n_468 : STD_LOGIC;
  signal xbar_n_469 : STD_LOGIC;
  signal xbar_n_470 : STD_LOGIC;
  signal xbar_n_471 : STD_LOGIC;
  signal xbar_n_472 : STD_LOGIC;
  signal xbar_n_473 : STD_LOGIC;
  signal xbar_n_474 : STD_LOGIC;
  signal xbar_n_475 : STD_LOGIC;
  signal xbar_n_485 : STD_LOGIC;
  signal xbar_n_486 : STD_LOGIC;
  signal xbar_n_487 : STD_LOGIC;
  signal xbar_n_488 : STD_LOGIC;
  signal xbar_n_489 : STD_LOGIC;
  signal xbar_n_490 : STD_LOGIC;
  signal xbar_n_491 : STD_LOGIC;
  signal xbar_n_492 : STD_LOGIC;
  signal xbar_n_493 : STD_LOGIC;
  signal xbar_n_494 : STD_LOGIC;
  signal xbar_n_495 : STD_LOGIC;
  signal xbar_n_496 : STD_LOGIC;
  signal xbar_n_497 : STD_LOGIC;
  signal xbar_n_498 : STD_LOGIC;
  signal xbar_n_499 : STD_LOGIC;
  signal xbar_n_509 : STD_LOGIC;
  signal xbar_n_510 : STD_LOGIC;
  signal xbar_n_511 : STD_LOGIC;
  signal xbar_n_512 : STD_LOGIC;
  signal xbar_n_513 : STD_LOGIC;
  signal xbar_n_514 : STD_LOGIC;
  signal xbar_n_515 : STD_LOGIC;
  signal xbar_n_516 : STD_LOGIC;
  signal xbar_n_517 : STD_LOGIC;
  signal xbar_n_518 : STD_LOGIC;
  signal xbar_n_519 : STD_LOGIC;
  signal xbar_n_520 : STD_LOGIC;
  signal xbar_n_521 : STD_LOGIC;
  signal xbar_n_522 : STD_LOGIC;
  signal xbar_n_523 : STD_LOGIC;
  signal xbar_n_524 : STD_LOGIC;
  signal xbar_n_525 : STD_LOGIC;
  signal xbar_n_526 : STD_LOGIC;
  signal xbar_n_527 : STD_LOGIC;
  signal xbar_n_533 : STD_LOGIC;
  signal xbar_n_534 : STD_LOGIC;
  signal xbar_n_535 : STD_LOGIC;
  signal xbar_n_536 : STD_LOGIC;
  signal xbar_n_537 : STD_LOGIC;
  signal xbar_n_538 : STD_LOGIC;
  signal xbar_n_539 : STD_LOGIC;
  signal xbar_n_540 : STD_LOGIC;
  signal xbar_n_541 : STD_LOGIC;
  signal xbar_n_542 : STD_LOGIC;
  signal xbar_n_543 : STD_LOGIC;
  signal xbar_n_544 : STD_LOGIC;
  signal xbar_n_545 : STD_LOGIC;
  signal xbar_n_557 : STD_LOGIC;
  signal xbar_n_558 : STD_LOGIC;
  signal xbar_n_559 : STD_LOGIC;
  signal xbar_n_560 : STD_LOGIC;
  signal xbar_n_561 : STD_LOGIC;
  signal xbar_n_562 : STD_LOGIC;
  signal xbar_n_563 : STD_LOGIC;
  signal xbar_n_564 : STD_LOGIC;
  signal xbar_n_565 : STD_LOGIC;
  signal xbar_n_566 : STD_LOGIC;
  signal xbar_n_567 : STD_LOGIC;
  signal xbar_n_568 : STD_LOGIC;
  signal xbar_n_569 : STD_LOGIC;
  signal xbar_n_65 : STD_LOGIC;
  signal xbar_n_66 : STD_LOGIC;
  signal xbar_n_67 : STD_LOGIC;
  signal xbar_n_68 : STD_LOGIC;
  signal xbar_n_69 : STD_LOGIC;
  signal xbar_n_70 : STD_LOGIC;
  signal xbar_n_71 : STD_LOGIC;
  signal xbar_n_72 : STD_LOGIC;
  signal xbar_n_73 : STD_LOGIC;
  signal xbar_n_74 : STD_LOGIC;
  signal xbar_n_75 : STD_LOGIC;
  signal xbar_n_76 : STD_LOGIC;
  signal xbar_n_77 : STD_LOGIC;
  signal xbar_n_78 : STD_LOGIC;
  signal xbar_n_79 : STD_LOGIC;
  signal xbar_n_89 : STD_LOGIC;
  signal xbar_n_90 : STD_LOGIC;
  signal xbar_n_91 : STD_LOGIC;
  signal xbar_n_92 : STD_LOGIC;
  signal xbar_n_93 : STD_LOGIC;
  signal xbar_n_94 : STD_LOGIC;
  signal xbar_n_95 : STD_LOGIC;
  signal xbar_n_96 : STD_LOGIC;
  signal xbar_n_97 : STD_LOGIC;
  signal xbar_n_98 : STD_LOGIC;
  signal xbar_n_99 : STD_LOGIC;
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xbar : label is "axi_crossbar_v2_1_28_axi_crossbar,Vivado 2022.2";
begin
  M00_AXI_araddr(23) <= \<const0>\;
  M00_AXI_araddr(22) <= \<const0>\;
  M00_AXI_araddr(21) <= \<const0>\;
  M00_AXI_araddr(20) <= \<const0>\;
  M00_AXI_araddr(19) <= \<const0>\;
  M00_AXI_araddr(18) <= \<const0>\;
  M00_AXI_araddr(17) <= \<const0>\;
  M00_AXI_araddr(16) <= \<const0>\;
  M00_AXI_araddr(15) <= \<const0>\;
  M00_AXI_araddr(14) <= \<const0>\;
  M00_AXI_araddr(13) <= \<const0>\;
  M00_AXI_araddr(12) <= \<const0>\;
  M00_AXI_araddr(11) <= \<const0>\;
  M00_AXI_araddr(10 downto 0) <= \^m00_axi_araddr\(10 downto 0);
  M00_AXI_awaddr(23) <= \<const0>\;
  M00_AXI_awaddr(22) <= \<const0>\;
  M00_AXI_awaddr(21) <= \<const0>\;
  M00_AXI_awaddr(20) <= \<const0>\;
  M00_AXI_awaddr(19) <= \<const0>\;
  M00_AXI_awaddr(18) <= \<const0>\;
  M00_AXI_awaddr(17) <= \<const0>\;
  M00_AXI_awaddr(16) <= \<const0>\;
  M00_AXI_awaddr(15) <= \<const0>\;
  M00_AXI_awaddr(14) <= \<const0>\;
  M00_AXI_awaddr(13) <= \<const0>\;
  M00_AXI_awaddr(12) <= \<const0>\;
  M00_AXI_awaddr(11) <= \<const0>\;
  M00_AXI_awaddr(10 downto 0) <= \^m00_axi_awaddr\(10 downto 0);
  M01_AXI_araddr(23) <= \<const0>\;
  M01_AXI_araddr(22) <= \<const0>\;
  M01_AXI_araddr(21) <= \<const0>\;
  M01_AXI_araddr(20) <= \<const0>\;
  M01_AXI_araddr(19) <= \<const0>\;
  M01_AXI_araddr(18) <= \<const0>\;
  M01_AXI_araddr(17) <= \<const0>\;
  M01_AXI_araddr(16) <= \<const0>\;
  M01_AXI_araddr(15) <= \<const0>\;
  M01_AXI_araddr(14) <= \<const0>\;
  M01_AXI_araddr(13) <= \<const0>\;
  M01_AXI_araddr(12) <= \<const0>\;
  M01_AXI_araddr(11) <= \<const0>\;
  M01_AXI_araddr(10 downto 0) <= \^m01_axi_araddr\(10 downto 0);
  M01_AXI_awaddr(23) <= \<const0>\;
  M01_AXI_awaddr(22) <= \<const0>\;
  M01_AXI_awaddr(21) <= \<const0>\;
  M01_AXI_awaddr(20) <= \<const0>\;
  M01_AXI_awaddr(19) <= \<const0>\;
  M01_AXI_awaddr(18) <= \<const0>\;
  M01_AXI_awaddr(17) <= \<const0>\;
  M01_AXI_awaddr(16) <= \<const0>\;
  M01_AXI_awaddr(15) <= \<const0>\;
  M01_AXI_awaddr(14) <= \<const0>\;
  M01_AXI_awaddr(13) <= \<const0>\;
  M01_AXI_awaddr(12) <= \<const0>\;
  M01_AXI_awaddr(11) <= \<const0>\;
  M01_AXI_awaddr(10 downto 0) <= \^m01_axi_awaddr\(10 downto 0);
  M02_AXI_araddr(23) <= \<const0>\;
  M02_AXI_araddr(22) <= \<const0>\;
  M02_AXI_araddr(21) <= \<const0>\;
  M02_AXI_araddr(20) <= \<const0>\;
  M02_AXI_araddr(19) <= \<const0>\;
  M02_AXI_araddr(18) <= \<const0>\;
  M02_AXI_araddr(17) <= \<const0>\;
  M02_AXI_araddr(16) <= \<const0>\;
  M02_AXI_araddr(15) <= \<const0>\;
  M02_AXI_araddr(14) <= \<const0>\;
  M02_AXI_araddr(13) <= \<const0>\;
  M02_AXI_araddr(12) <= \<const0>\;
  M02_AXI_araddr(11) <= \<const0>\;
  M02_AXI_araddr(10) <= \<const0>\;
  M02_AXI_araddr(9) <= \<const0>\;
  M02_AXI_araddr(8) <= \<const0>\;
  M02_AXI_araddr(7) <= \<const0>\;
  M02_AXI_araddr(6) <= \<const0>\;
  M02_AXI_araddr(5) <= \<const0>\;
  M02_AXI_araddr(4 downto 0) <= \^m02_axi_araddr\(4 downto 0);
  M02_AXI_awaddr(23) <= \<const0>\;
  M02_AXI_awaddr(22) <= \<const0>\;
  M02_AXI_awaddr(21) <= \<const0>\;
  M02_AXI_awaddr(20) <= \<const0>\;
  M02_AXI_awaddr(19) <= \<const0>\;
  M02_AXI_awaddr(18) <= \<const0>\;
  M02_AXI_awaddr(17) <= \<const0>\;
  M02_AXI_awaddr(16) <= \<const0>\;
  M02_AXI_awaddr(15) <= \<const0>\;
  M02_AXI_awaddr(14) <= \<const0>\;
  M02_AXI_awaddr(13) <= \<const0>\;
  M02_AXI_awaddr(12) <= \<const0>\;
  M02_AXI_awaddr(11) <= \<const0>\;
  M02_AXI_awaddr(10) <= \<const0>\;
  M02_AXI_awaddr(9) <= \<const0>\;
  M02_AXI_awaddr(8) <= \<const0>\;
  M02_AXI_awaddr(7) <= \<const0>\;
  M02_AXI_awaddr(6) <= \<const0>\;
  M02_AXI_awaddr(5) <= \<const0>\;
  M02_AXI_awaddr(4 downto 0) <= \^m02_axi_awaddr\(4 downto 0);
  M03_AXI_araddr(23) <= \<const0>\;
  M03_AXI_araddr(22) <= \<const0>\;
  M03_AXI_araddr(21) <= \<const0>\;
  M03_AXI_araddr(20) <= \<const0>\;
  M03_AXI_araddr(19) <= \<const0>\;
  M03_AXI_araddr(18) <= \<const0>\;
  M03_AXI_araddr(17) <= \<const0>\;
  M03_AXI_araddr(16) <= \<const0>\;
  M03_AXI_araddr(15) <= \<const0>\;
  M03_AXI_araddr(14) <= \<const0>\;
  M03_AXI_araddr(13) <= \<const0>\;
  M03_AXI_araddr(12) <= \<const0>\;
  M03_AXI_araddr(11) <= \<const0>\;
  M03_AXI_araddr(10) <= \<const0>\;
  M03_AXI_araddr(9) <= \<const0>\;
  M03_AXI_araddr(8 downto 0) <= \^m03_axi_araddr\(8 downto 0);
  M03_AXI_awaddr(23) <= \<const0>\;
  M03_AXI_awaddr(22) <= \<const0>\;
  M03_AXI_awaddr(21) <= \<const0>\;
  M03_AXI_awaddr(20) <= \<const0>\;
  M03_AXI_awaddr(19) <= \<const0>\;
  M03_AXI_awaddr(18) <= \<const0>\;
  M03_AXI_awaddr(17) <= \<const0>\;
  M03_AXI_awaddr(16) <= \<const0>\;
  M03_AXI_awaddr(15) <= \<const0>\;
  M03_AXI_awaddr(14) <= \<const0>\;
  M03_AXI_awaddr(13) <= \<const0>\;
  M03_AXI_awaddr(12) <= \<const0>\;
  M03_AXI_awaddr(11) <= \<const0>\;
  M03_AXI_awaddr(10) <= \<const0>\;
  M03_AXI_awaddr(9) <= \<const0>\;
  M03_AXI_awaddr(8 downto 0) <= \^m03_axi_awaddr\(8 downto 0);
  M04_AXI_araddr(23) <= \<const0>\;
  M04_AXI_araddr(22) <= \<const0>\;
  M04_AXI_araddr(21) <= \<const0>\;
  M04_AXI_araddr(20) <= \<const0>\;
  M04_AXI_araddr(19) <= \<const0>\;
  M04_AXI_araddr(18) <= \<const0>\;
  M04_AXI_araddr(17) <= \<const0>\;
  M04_AXI_araddr(16) <= \<const0>\;
  M04_AXI_araddr(15) <= \<const0>\;
  M04_AXI_araddr(14) <= \<const0>\;
  M04_AXI_araddr(13) <= \<const0>\;
  M04_AXI_araddr(12) <= \<const0>\;
  M04_AXI_araddr(11) <= \<const0>\;
  M04_AXI_araddr(10) <= \<const0>\;
  M04_AXI_araddr(9) <= \<const0>\;
  M04_AXI_araddr(8 downto 0) <= \^m04_axi_araddr\(8 downto 0);
  M04_AXI_awaddr(23) <= \<const0>\;
  M04_AXI_awaddr(22) <= \<const0>\;
  M04_AXI_awaddr(21) <= \<const0>\;
  M04_AXI_awaddr(20) <= \<const0>\;
  M04_AXI_awaddr(19) <= \<const0>\;
  M04_AXI_awaddr(18) <= \<const0>\;
  M04_AXI_awaddr(17) <= \<const0>\;
  M04_AXI_awaddr(16) <= \<const0>\;
  M04_AXI_awaddr(15) <= \<const0>\;
  M04_AXI_awaddr(14) <= \<const0>\;
  M04_AXI_awaddr(13) <= \<const0>\;
  M04_AXI_awaddr(12) <= \<const0>\;
  M04_AXI_awaddr(11) <= \<const0>\;
  M04_AXI_awaddr(10) <= \<const0>\;
  M04_AXI_awaddr(9) <= \<const0>\;
  M04_AXI_awaddr(8 downto 0) <= \^m04_axi_awaddr\(8 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xbar: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_xbar_0
     port map (
      aclk => ACLK,
      aresetn => ARESETN,
      m_axi_araddr(143 downto 120) => M05_AXI_araddr(23 downto 0),
      m_axi_araddr(119) => xbar_n_461,
      m_axi_araddr(118) => xbar_n_462,
      m_axi_araddr(117) => xbar_n_463,
      m_axi_araddr(116) => xbar_n_464,
      m_axi_araddr(115) => xbar_n_465,
      m_axi_araddr(114) => xbar_n_466,
      m_axi_araddr(113) => xbar_n_467,
      m_axi_araddr(112) => xbar_n_468,
      m_axi_araddr(111) => xbar_n_469,
      m_axi_araddr(110) => xbar_n_470,
      m_axi_araddr(109) => xbar_n_471,
      m_axi_araddr(108) => xbar_n_472,
      m_axi_araddr(107) => xbar_n_473,
      m_axi_araddr(106) => xbar_n_474,
      m_axi_araddr(105) => xbar_n_475,
      m_axi_araddr(104 downto 96) => \^m04_axi_araddr\(8 downto 0),
      m_axi_araddr(95) => xbar_n_485,
      m_axi_araddr(94) => xbar_n_486,
      m_axi_araddr(93) => xbar_n_487,
      m_axi_araddr(92) => xbar_n_488,
      m_axi_araddr(91) => xbar_n_489,
      m_axi_araddr(90) => xbar_n_490,
      m_axi_araddr(89) => xbar_n_491,
      m_axi_araddr(88) => xbar_n_492,
      m_axi_araddr(87) => xbar_n_493,
      m_axi_araddr(86) => xbar_n_494,
      m_axi_araddr(85) => xbar_n_495,
      m_axi_araddr(84) => xbar_n_496,
      m_axi_araddr(83) => xbar_n_497,
      m_axi_araddr(82) => xbar_n_498,
      m_axi_araddr(81) => xbar_n_499,
      m_axi_araddr(80 downto 72) => \^m03_axi_araddr\(8 downto 0),
      m_axi_araddr(71) => xbar_n_509,
      m_axi_araddr(70) => xbar_n_510,
      m_axi_araddr(69) => xbar_n_511,
      m_axi_araddr(68) => xbar_n_512,
      m_axi_araddr(67) => xbar_n_513,
      m_axi_araddr(66) => xbar_n_514,
      m_axi_araddr(65) => xbar_n_515,
      m_axi_araddr(64) => xbar_n_516,
      m_axi_araddr(63) => xbar_n_517,
      m_axi_araddr(62) => xbar_n_518,
      m_axi_araddr(61) => xbar_n_519,
      m_axi_araddr(60) => xbar_n_520,
      m_axi_araddr(59) => xbar_n_521,
      m_axi_araddr(58) => xbar_n_522,
      m_axi_araddr(57) => xbar_n_523,
      m_axi_araddr(56) => xbar_n_524,
      m_axi_araddr(55) => xbar_n_525,
      m_axi_araddr(54) => xbar_n_526,
      m_axi_araddr(53) => xbar_n_527,
      m_axi_araddr(52 downto 48) => \^m02_axi_araddr\(4 downto 0),
      m_axi_araddr(47) => xbar_n_533,
      m_axi_araddr(46) => xbar_n_534,
      m_axi_araddr(45) => xbar_n_535,
      m_axi_araddr(44) => xbar_n_536,
      m_axi_araddr(43) => xbar_n_537,
      m_axi_araddr(42) => xbar_n_538,
      m_axi_araddr(41) => xbar_n_539,
      m_axi_araddr(40) => xbar_n_540,
      m_axi_araddr(39) => xbar_n_541,
      m_axi_araddr(38) => xbar_n_542,
      m_axi_araddr(37) => xbar_n_543,
      m_axi_araddr(36) => xbar_n_544,
      m_axi_araddr(35) => xbar_n_545,
      m_axi_araddr(34 downto 24) => \^m01_axi_araddr\(10 downto 0),
      m_axi_araddr(23) => xbar_n_557,
      m_axi_araddr(22) => xbar_n_558,
      m_axi_araddr(21) => xbar_n_559,
      m_axi_araddr(20) => xbar_n_560,
      m_axi_araddr(19) => xbar_n_561,
      m_axi_araddr(18) => xbar_n_562,
      m_axi_araddr(17) => xbar_n_563,
      m_axi_araddr(16) => xbar_n_564,
      m_axi_araddr(15) => xbar_n_565,
      m_axi_araddr(14) => xbar_n_566,
      m_axi_araddr(13) => xbar_n_567,
      m_axi_araddr(12) => xbar_n_568,
      m_axi_araddr(11) => xbar_n_569,
      m_axi_araddr(10 downto 0) => \^m00_axi_araddr\(10 downto 0),
      m_axi_arprot(17 downto 15) => M05_AXI_arprot(2 downto 0),
      m_axi_arprot(14 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(14 downto 0),
      m_axi_arready(5) => M05_AXI_arready(0),
      m_axi_arready(4) => M04_AXI_arready,
      m_axi_arready(3) => M03_AXI_arready,
      m_axi_arready(2) => M02_AXI_arready,
      m_axi_arready(1) => M01_AXI_arready,
      m_axi_arready(0) => M00_AXI_arready,
      m_axi_arvalid(5) => M05_AXI_arvalid(0),
      m_axi_arvalid(4) => M04_AXI_arvalid,
      m_axi_arvalid(3) => M03_AXI_arvalid,
      m_axi_arvalid(2) => M02_AXI_arvalid,
      m_axi_arvalid(1) => M01_AXI_arvalid,
      m_axi_arvalid(0) => M00_AXI_arvalid,
      m_axi_awaddr(143 downto 120) => M05_AXI_awaddr(23 downto 0),
      m_axi_awaddr(119) => xbar_n_65,
      m_axi_awaddr(118) => xbar_n_66,
      m_axi_awaddr(117) => xbar_n_67,
      m_axi_awaddr(116) => xbar_n_68,
      m_axi_awaddr(115) => xbar_n_69,
      m_axi_awaddr(114) => xbar_n_70,
      m_axi_awaddr(113) => xbar_n_71,
      m_axi_awaddr(112) => xbar_n_72,
      m_axi_awaddr(111) => xbar_n_73,
      m_axi_awaddr(110) => xbar_n_74,
      m_axi_awaddr(109) => xbar_n_75,
      m_axi_awaddr(108) => xbar_n_76,
      m_axi_awaddr(107) => xbar_n_77,
      m_axi_awaddr(106) => xbar_n_78,
      m_axi_awaddr(105) => xbar_n_79,
      m_axi_awaddr(104 downto 96) => \^m04_axi_awaddr\(8 downto 0),
      m_axi_awaddr(95) => xbar_n_89,
      m_axi_awaddr(94) => xbar_n_90,
      m_axi_awaddr(93) => xbar_n_91,
      m_axi_awaddr(92) => xbar_n_92,
      m_axi_awaddr(91) => xbar_n_93,
      m_axi_awaddr(90) => xbar_n_94,
      m_axi_awaddr(89) => xbar_n_95,
      m_axi_awaddr(88) => xbar_n_96,
      m_axi_awaddr(87) => xbar_n_97,
      m_axi_awaddr(86) => xbar_n_98,
      m_axi_awaddr(85) => xbar_n_99,
      m_axi_awaddr(84) => xbar_n_100,
      m_axi_awaddr(83) => xbar_n_101,
      m_axi_awaddr(82) => xbar_n_102,
      m_axi_awaddr(81) => xbar_n_103,
      m_axi_awaddr(80 downto 72) => \^m03_axi_awaddr\(8 downto 0),
      m_axi_awaddr(71) => xbar_n_113,
      m_axi_awaddr(70) => xbar_n_114,
      m_axi_awaddr(69) => xbar_n_115,
      m_axi_awaddr(68) => xbar_n_116,
      m_axi_awaddr(67) => xbar_n_117,
      m_axi_awaddr(66) => xbar_n_118,
      m_axi_awaddr(65) => xbar_n_119,
      m_axi_awaddr(64) => xbar_n_120,
      m_axi_awaddr(63) => xbar_n_121,
      m_axi_awaddr(62) => xbar_n_122,
      m_axi_awaddr(61) => xbar_n_123,
      m_axi_awaddr(60) => xbar_n_124,
      m_axi_awaddr(59) => xbar_n_125,
      m_axi_awaddr(58) => xbar_n_126,
      m_axi_awaddr(57) => xbar_n_127,
      m_axi_awaddr(56) => xbar_n_128,
      m_axi_awaddr(55) => xbar_n_129,
      m_axi_awaddr(54) => xbar_n_130,
      m_axi_awaddr(53) => xbar_n_131,
      m_axi_awaddr(52 downto 48) => \^m02_axi_awaddr\(4 downto 0),
      m_axi_awaddr(47) => xbar_n_137,
      m_axi_awaddr(46) => xbar_n_138,
      m_axi_awaddr(45) => xbar_n_139,
      m_axi_awaddr(44) => xbar_n_140,
      m_axi_awaddr(43) => xbar_n_141,
      m_axi_awaddr(42) => xbar_n_142,
      m_axi_awaddr(41) => xbar_n_143,
      m_axi_awaddr(40) => xbar_n_144,
      m_axi_awaddr(39) => xbar_n_145,
      m_axi_awaddr(38) => xbar_n_146,
      m_axi_awaddr(37) => xbar_n_147,
      m_axi_awaddr(36) => xbar_n_148,
      m_axi_awaddr(35) => xbar_n_149,
      m_axi_awaddr(34 downto 24) => \^m01_axi_awaddr\(10 downto 0),
      m_axi_awaddr(23) => xbar_n_161,
      m_axi_awaddr(22) => xbar_n_162,
      m_axi_awaddr(21) => xbar_n_163,
      m_axi_awaddr(20) => xbar_n_164,
      m_axi_awaddr(19) => xbar_n_165,
      m_axi_awaddr(18) => xbar_n_166,
      m_axi_awaddr(17) => xbar_n_167,
      m_axi_awaddr(16) => xbar_n_168,
      m_axi_awaddr(15) => xbar_n_169,
      m_axi_awaddr(14) => xbar_n_170,
      m_axi_awaddr(13) => xbar_n_171,
      m_axi_awaddr(12) => xbar_n_172,
      m_axi_awaddr(11) => xbar_n_173,
      m_axi_awaddr(10 downto 0) => \^m00_axi_awaddr\(10 downto 0),
      m_axi_awprot(17 downto 15) => M05_AXI_awprot(2 downto 0),
      m_axi_awprot(14 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(14 downto 0),
      m_axi_awready(5) => M05_AXI_awready(0),
      m_axi_awready(4) => M04_AXI_awready,
      m_axi_awready(3) => M03_AXI_awready,
      m_axi_awready(2) => M02_AXI_awready,
      m_axi_awready(1) => M01_AXI_awready,
      m_axi_awready(0) => M00_AXI_awready,
      m_axi_awvalid(5) => M05_AXI_awvalid(0),
      m_axi_awvalid(4) => M04_AXI_awvalid,
      m_axi_awvalid(3) => M03_AXI_awvalid,
      m_axi_awvalid(2) => M02_AXI_awvalid,
      m_axi_awvalid(1) => M01_AXI_awvalid,
      m_axi_awvalid(0) => M00_AXI_awvalid,
      m_axi_bready(5) => M05_AXI_bready(0),
      m_axi_bready(4) => M04_AXI_bready,
      m_axi_bready(3) => M03_AXI_bready,
      m_axi_bready(2) => M02_AXI_bready,
      m_axi_bready(1) => M01_AXI_bready,
      m_axi_bready(0) => M00_AXI_bready,
      m_axi_bresp(11 downto 10) => M05_AXI_bresp(1 downto 0),
      m_axi_bresp(9 downto 8) => M04_AXI_bresp(1 downto 0),
      m_axi_bresp(7 downto 6) => M03_AXI_bresp(1 downto 0),
      m_axi_bresp(5 downto 4) => M02_AXI_bresp(1 downto 0),
      m_axi_bresp(3 downto 2) => M01_AXI_bresp(1 downto 0),
      m_axi_bresp(1 downto 0) => M00_AXI_bresp(1 downto 0),
      m_axi_bvalid(5) => M05_AXI_bvalid(0),
      m_axi_bvalid(4) => M04_AXI_bvalid,
      m_axi_bvalid(3) => M03_AXI_bvalid,
      m_axi_bvalid(2) => M02_AXI_bvalid,
      m_axi_bvalid(1) => M01_AXI_bvalid,
      m_axi_bvalid(0) => M00_AXI_bvalid,
      m_axi_rdata(191 downto 160) => M05_AXI_rdata(31 downto 0),
      m_axi_rdata(159 downto 128) => M04_AXI_rdata(31 downto 0),
      m_axi_rdata(127 downto 96) => M03_AXI_rdata(31 downto 0),
      m_axi_rdata(95 downto 64) => M02_AXI_rdata(31 downto 0),
      m_axi_rdata(63 downto 32) => M01_AXI_rdata(31 downto 0),
      m_axi_rdata(31 downto 0) => M00_AXI_rdata(31 downto 0),
      m_axi_rready(5) => M05_AXI_rready(0),
      m_axi_rready(4) => M04_AXI_rready,
      m_axi_rready(3) => M03_AXI_rready,
      m_axi_rready(2) => M02_AXI_rready,
      m_axi_rready(1) => M01_AXI_rready,
      m_axi_rready(0) => M00_AXI_rready,
      m_axi_rresp(11 downto 10) => M05_AXI_rresp(1 downto 0),
      m_axi_rresp(9 downto 8) => M04_AXI_rresp(1 downto 0),
      m_axi_rresp(7 downto 6) => M03_AXI_rresp(1 downto 0),
      m_axi_rresp(5 downto 4) => M02_AXI_rresp(1 downto 0),
      m_axi_rresp(3 downto 2) => M01_AXI_rresp(1 downto 0),
      m_axi_rresp(1 downto 0) => M00_AXI_rresp(1 downto 0),
      m_axi_rvalid(5) => M05_AXI_rvalid(0),
      m_axi_rvalid(4) => M04_AXI_rvalid,
      m_axi_rvalid(3) => M03_AXI_rvalid,
      m_axi_rvalid(2) => M02_AXI_rvalid,
      m_axi_rvalid(1) => M01_AXI_rvalid,
      m_axi_rvalid(0) => M00_AXI_rvalid,
      m_axi_wdata(191 downto 160) => M05_AXI_wdata(31 downto 0),
      m_axi_wdata(159 downto 128) => M04_AXI_wdata(31 downto 0),
      m_axi_wdata(127 downto 96) => M03_AXI_wdata(31 downto 0),
      m_axi_wdata(95 downto 64) => M02_AXI_wdata(31 downto 0),
      m_axi_wdata(63 downto 32) => M01_AXI_wdata(31 downto 0),
      m_axi_wdata(31 downto 0) => M00_AXI_wdata(31 downto 0),
      m_axi_wready(5) => M05_AXI_wready(0),
      m_axi_wready(4) => M04_AXI_wready,
      m_axi_wready(3) => M03_AXI_wready,
      m_axi_wready(2) => M02_AXI_wready,
      m_axi_wready(1) => M01_AXI_wready,
      m_axi_wready(0) => M00_AXI_wready,
      m_axi_wstrb(23 downto 20) => M05_AXI_wstrb(3 downto 0),
      m_axi_wstrb(19 downto 16) => M04_AXI_wstrb(3 downto 0),
      m_axi_wstrb(15 downto 12) => M03_AXI_wstrb(3 downto 0),
      m_axi_wstrb(11 downto 8) => M02_AXI_wstrb(3 downto 0),
      m_axi_wstrb(7 downto 4) => M01_AXI_wstrb(3 downto 0),
      m_axi_wstrb(3 downto 0) => M00_AXI_wstrb(3 downto 0),
      m_axi_wvalid(5) => M05_AXI_wvalid(0),
      m_axi_wvalid(4) => M04_AXI_wvalid,
      m_axi_wvalid(3) => M03_AXI_wvalid,
      m_axi_wvalid(2) => M02_AXI_wvalid,
      m_axi_wvalid(1) => M01_AXI_wvalid,
      m_axi_wvalid(0) => M00_AXI_wvalid,
      s_axi_araddr(23 downto 0) => S00_AXI_araddr(23 downto 0),
      s_axi_arprot(2 downto 0) => S00_AXI_arprot(2 downto 0),
      s_axi_arready(0) => S00_AXI_arready(0),
      s_axi_arvalid(0) => S00_AXI_arvalid(0),
      s_axi_awaddr(23 downto 0) => S00_AXI_awaddr(23 downto 0),
      s_axi_awprot(2 downto 0) => S00_AXI_awprot(2 downto 0),
      s_axi_awready(0) => S00_AXI_awready(0),
      s_axi_awvalid(0) => S00_AXI_awvalid(0),
      s_axi_bready(0) => S00_AXI_bready(0),
      s_axi_bresp(1 downto 0) => S00_AXI_bresp(1 downto 0),
      s_axi_bvalid(0) => S00_AXI_bvalid(0),
      s_axi_rdata(31 downto 0) => S00_AXI_rdata(31 downto 0),
      s_axi_rready(0) => S00_AXI_rready(0),
      s_axi_rresp(1 downto 0) => S00_AXI_rresp(1 downto 0),
      s_axi_rvalid(0) => S00_AXI_rvalid(0),
      s_axi_wdata(31 downto 0) => S00_AXI_wdata(31 downto 0),
      s_axi_wready(0) => S00_AXI_wready(0),
      s_axi_wstrb(3 downto 0) => S00_AXI_wstrb(3 downto 0),
      s_axi_wvalid(0) => S00_AXI_wvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_ctrl_imp_IAX5PU is
  port (
    aresetn_ctrl_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl : in STD_LOGIC;
    aclk_ctrl : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_ctrl_imp_IAX5PU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_ctrl_imp_IAX5PU is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_5_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_5_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_6_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_6_0;
  signal aresetn_ctrl_slr0_2 : STD_LOGIC;
  signal aresetn_ctrl_slr0_3 : STD_LOGIC;
  signal aresetn_ctrl_slr0_4 : STD_LOGIC;
  signal aresetn_ctrl_slr1_2 : STD_LOGIC;
  signal aresetn_ctrl_slr1_3 : STD_LOGIC;
  signal aresetn_ctrl_slr1_4 : STD_LOGIC;
  signal aresetn_ctrl_slr2_2 : STD_LOGIC;
  signal aresetn_ctrl_slr2_3 : STD_LOGIC;
  signal aresetn_ctrl_slr2_4 : STD_LOGIC;
  signal aresetn_ctrl_slr3_2 : STD_LOGIC;
  signal aresetn_ctrl_slr3_3 : STD_LOGIC;
  signal aresetn_ctrl_slr3_4 : STD_LOGIC;
  signal aresetn_ctrl_slr3_5 : STD_LOGIC;
  signal aresetn_ctrl_slr3_6 : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr0_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr0_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr0_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr0_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr1_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr1_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr1_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr1_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr2_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr2_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr2_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr2_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr3_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr3_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr3_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr3_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr3_5 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_ctrl_slr3_6 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
begin
fanout_aresetn_ctrl_slr0_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_1_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl,
      q(0) => aresetn_ctrl_slr0_2,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr0_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_2_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr0_2,
      q(0) => aresetn_ctrl_slr0_3,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr0_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_3_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr0_3,
      q(0) => aresetn_ctrl_slr0_4,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr0_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr0_4_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr0_4,
      q(0) => aresetn_ctrl_slr0(0),
      resetn => '1'
    );
fanout_aresetn_ctrl_slr1_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_1_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl,
      q(0) => aresetn_ctrl_slr1_2,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr1_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_2_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr1_2,
      q(0) => aresetn_ctrl_slr1_3,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr1_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_3_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr1_3,
      q(0) => aresetn_ctrl_slr1_4,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr1_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr1_4_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr1_4,
      q(0) => aresetn_ctrl_slr1(0),
      resetn => '1'
    );
fanout_aresetn_ctrl_slr2_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_1_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl,
      q(0) => aresetn_ctrl_slr2_2,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr2_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_2_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr2_2,
      q(0) => aresetn_ctrl_slr2_3,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr2_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_3_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr2_3,
      q(0) => aresetn_ctrl_slr2_4,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr2_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr2_4_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr2_4,
      q(0) => aresetn_ctrl_slr2(0),
      resetn => '1'
    );
fanout_aresetn_ctrl_slr3_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_1_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl,
      q(0) => aresetn_ctrl_slr3_2,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr3_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_2_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr3_2,
      q(0) => aresetn_ctrl_slr3_3,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr3_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_3_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr3_3,
      q(0) => aresetn_ctrl_slr3_4,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr3_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_4_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr3_4,
      q(0) => aresetn_ctrl_slr3_5,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr3_5: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_5_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr3_5,
      q(0) => aresetn_ctrl_slr3_6,
      resetn => '1'
    );
fanout_aresetn_ctrl_slr3_6: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_ctrl_slr3_6_0
     port map (
      clk => aclk_ctrl,
      d(0) => aresetn_ctrl_slr3_6,
      q(0) => aresetn_ctrl_slr3(0),
      resetn => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_00_imp_HC8JF9 is
  port (
    aresetn_kernel_00_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_kernel_00_cont : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_00_imp_HC8JF9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_00_imp_HC8JF9 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_5_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_5_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_6_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_6_0;
  signal aresetn_kernel_00_slr0_2 : STD_LOGIC;
  signal aresetn_kernel_00_slr0_3 : STD_LOGIC;
  signal aresetn_kernel_00_slr0_4 : STD_LOGIC;
  signal aresetn_kernel_00_slr1_2 : STD_LOGIC;
  signal aresetn_kernel_00_slr1_3 : STD_LOGIC;
  signal aresetn_kernel_00_slr1_4 : STD_LOGIC;
  signal aresetn_kernel_00_slr2_2 : STD_LOGIC;
  signal aresetn_kernel_00_slr2_3 : STD_LOGIC;
  signal aresetn_kernel_00_slr2_4 : STD_LOGIC;
  signal aresetn_kernel_00_slr3_2 : STD_LOGIC;
  signal aresetn_kernel_00_slr3_3 : STD_LOGIC;
  signal aresetn_kernel_00_slr3_4 : STD_LOGIC;
  signal aresetn_kernel_00_slr3_5 : STD_LOGIC;
  signal aresetn_kernel_00_slr3_6 : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr0_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr0_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr0_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr0_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr1_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr1_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr1_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr1_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr2_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr2_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr2_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr2_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr3_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr3_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr3_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr3_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr3_5 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_00_slr3_6 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
begin
fanout_aresetn_kernel_00_slr0_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_1_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_00_slr0_2,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr0_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_2_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr0_2,
      q(0) => aresetn_kernel_00_slr0_3,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr0_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_3_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr0_3,
      q(0) => aresetn_kernel_00_slr0_4,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr0_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr0_4_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr0_4,
      q(0) => aresetn_kernel_00_slr0(0),
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr1_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_1_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_00_slr1_2,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr1_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_2_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr1_2,
      q(0) => aresetn_kernel_00_slr1_3,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr1_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_3_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr1_3,
      q(0) => aresetn_kernel_00_slr1_4,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr1_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr1_4_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr1_4,
      q(0) => aresetn_kernel_00_slr1(0),
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr2_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_1_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_00_slr2_2,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr2_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_2_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr2_2,
      q(0) => aresetn_kernel_00_slr2_3,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr2_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_3_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr2_3,
      q(0) => aresetn_kernel_00_slr2_4,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr2_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr2_4_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr2_4,
      q(0) => aresetn_kernel_00_slr2(0),
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr3_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_1_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_00_slr3_2,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr3_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_2_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr3_2,
      q(0) => aresetn_kernel_00_slr3_3,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr3_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_3_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr3_3,
      q(0) => aresetn_kernel_00_slr3_4,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr3_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_4_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr3_4,
      q(0) => aresetn_kernel_00_slr3_5,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr3_5: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_5_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr3_5,
      q(0) => aresetn_kernel_00_slr3_6,
      resetn => '1'
    );
fanout_aresetn_kernel_00_slr3_6: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_00_slr3_6_0
     port map (
      clk => aclk_kernel_00_cont,
      d(0) => aresetn_kernel_00_slr3_6,
      q(0) => aresetn_kernel_00_slr3(0),
      resetn => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_01_imp_1EFQNU8 is
  port (
    aresetn_kernel_01_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_kernel_01_cont : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_01_imp_1EFQNU8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_01_imp_1EFQNU8 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_5_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_5_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_6_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_6_0;
  signal aresetn_kernel_01_slr0_2 : STD_LOGIC;
  signal aresetn_kernel_01_slr0_3 : STD_LOGIC;
  signal aresetn_kernel_01_slr0_4 : STD_LOGIC;
  signal aresetn_kernel_01_slr1_2 : STD_LOGIC;
  signal aresetn_kernel_01_slr1_3 : STD_LOGIC;
  signal aresetn_kernel_01_slr1_4 : STD_LOGIC;
  signal aresetn_kernel_01_slr2_2 : STD_LOGIC;
  signal aresetn_kernel_01_slr2_3 : STD_LOGIC;
  signal aresetn_kernel_01_slr2_4 : STD_LOGIC;
  signal aresetn_kernel_01_slr3_2 : STD_LOGIC;
  signal aresetn_kernel_01_slr3_3 : STD_LOGIC;
  signal aresetn_kernel_01_slr3_4 : STD_LOGIC;
  signal aresetn_kernel_01_slr3_5 : STD_LOGIC;
  signal aresetn_kernel_01_slr3_6 : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr0_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr0_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr0_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr0_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr1_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr1_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr1_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr1_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr2_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr2_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr2_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr2_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr3_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr3_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr3_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr3_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr3_5 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_kernel_01_slr3_6 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
begin
fanout_aresetn_kernel_01_slr0_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_1_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_01_slr0_2,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr0_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_2_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr0_2,
      q(0) => aresetn_kernel_01_slr0_3,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr0_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_3_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr0_3,
      q(0) => aresetn_kernel_01_slr0_4,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr0_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr0_4_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr0_4,
      q(0) => aresetn_kernel_01_slr0(0),
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr1_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_1_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_01_slr1_2,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr1_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_2_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr1_2,
      q(0) => aresetn_kernel_01_slr1_3,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr1_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_3_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr1_3,
      q(0) => aresetn_kernel_01_slr1_4,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr1_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr1_4_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr1_4,
      q(0) => aresetn_kernel_01_slr1(0),
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr2_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_1_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_01_slr2_2,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr2_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_2_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr2_2,
      q(0) => aresetn_kernel_01_slr2_3,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr2_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_3_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr2_3,
      q(0) => aresetn_kernel_01_slr2_4,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr2_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr2_4_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr2_4,
      q(0) => aresetn_kernel_01_slr2(0),
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr3_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_1_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => interconnect_aresetn(0),
      q(0) => aresetn_kernel_01_slr3_2,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr3_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_2_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr3_2,
      q(0) => aresetn_kernel_01_slr3_3,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr3_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_3_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr3_3,
      q(0) => aresetn_kernel_01_slr3_4,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr3_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_4_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr3_4,
      q(0) => aresetn_kernel_01_slr3_5,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr3_5: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_5_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr3_5,
      q(0) => aresetn_kernel_01_slr3_6,
      resetn => '1'
    );
fanout_aresetn_kernel_01_slr3_6: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_kernel_01_slr3_6_0
     port map (
      clk => aclk_kernel_01_cont,
      d(0) => aresetn_kernel_01_slr3_6,
      q(0) => aresetn_kernel_01_slr3(0),
      resetn => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_pcie_imp_105HDDA is
  port (
    aresetn_pcie_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie : in STD_LOGIC;
    aclk_pcie : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_pcie_imp_105HDDA;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_pcie_imp_105HDDA is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_1_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_1_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_2_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_2_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_3_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_3_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_4_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_4_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_5_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_5_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_6_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_6_0;
  signal aresetn_pcie_slr0_2 : STD_LOGIC;
  signal aresetn_pcie_slr0_3 : STD_LOGIC;
  signal aresetn_pcie_slr0_4 : STD_LOGIC;
  signal aresetn_pcie_slr1_2 : STD_LOGIC;
  signal aresetn_pcie_slr1_3 : STD_LOGIC;
  signal aresetn_pcie_slr1_4 : STD_LOGIC;
  signal aresetn_pcie_slr2_2 : STD_LOGIC;
  signal aresetn_pcie_slr2_3 : STD_LOGIC;
  signal aresetn_pcie_slr2_4 : STD_LOGIC;
  signal aresetn_pcie_slr3_2 : STD_LOGIC;
  signal aresetn_pcie_slr3_3 : STD_LOGIC;
  signal aresetn_pcie_slr3_4 : STD_LOGIC;
  signal aresetn_pcie_slr3_5 : STD_LOGIC;
  signal aresetn_pcie_slr3_6 : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr0_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr0_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr0_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr0_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr1_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr1_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr1_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr1_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr2_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr2_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr2_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr2_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr3_1 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr3_2 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr3_3 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr3_4 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr3_5 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of fanout_aresetn_pcie_slr3_6 : label is "pipeline_reg_v1_0_0,Vivado 2022.2";
begin
fanout_aresetn_pcie_slr0_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_1_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie,
      q(0) => aresetn_pcie_slr0_2,
      resetn => '1'
    );
fanout_aresetn_pcie_slr0_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_2_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr0_2,
      q(0) => aresetn_pcie_slr0_3,
      resetn => '1'
    );
fanout_aresetn_pcie_slr0_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_3_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr0_3,
      q(0) => aresetn_pcie_slr0_4,
      resetn => '1'
    );
fanout_aresetn_pcie_slr0_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr0_4_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr0_4,
      q(0) => aresetn_pcie_slr0(0),
      resetn => '1'
    );
fanout_aresetn_pcie_slr1_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_1_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie,
      q(0) => aresetn_pcie_slr1_2,
      resetn => '1'
    );
fanout_aresetn_pcie_slr1_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_2_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr1_2,
      q(0) => aresetn_pcie_slr1_3,
      resetn => '1'
    );
fanout_aresetn_pcie_slr1_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_3_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr1_3,
      q(0) => aresetn_pcie_slr1_4,
      resetn => '1'
    );
fanout_aresetn_pcie_slr1_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr1_4_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr1_4,
      q(0) => aresetn_pcie_slr1(0),
      resetn => '1'
    );
fanout_aresetn_pcie_slr2_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_1_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie,
      q(0) => aresetn_pcie_slr2_2,
      resetn => '1'
    );
fanout_aresetn_pcie_slr2_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_2_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr2_2,
      q(0) => aresetn_pcie_slr2_3,
      resetn => '1'
    );
fanout_aresetn_pcie_slr2_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_3_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr2_3,
      q(0) => aresetn_pcie_slr2_4,
      resetn => '1'
    );
fanout_aresetn_pcie_slr2_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr2_4_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr2_4,
      q(0) => aresetn_pcie_slr2(0),
      resetn => '1'
    );
fanout_aresetn_pcie_slr3_1: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_1_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie,
      q(0) => aresetn_pcie_slr3_2,
      resetn => '1'
    );
fanout_aresetn_pcie_slr3_2: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_2_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr3_2,
      q(0) => aresetn_pcie_slr3_3,
      resetn => '1'
    );
fanout_aresetn_pcie_slr3_3: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_3_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr3_3,
      q(0) => aresetn_pcie_slr3_4,
      resetn => '1'
    );
fanout_aresetn_pcie_slr3_4: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_4_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr3_4,
      q(0) => aresetn_pcie_slr3_5,
      resetn => '1'
    );
fanout_aresetn_pcie_slr3_5: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_5_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr3_5,
      q(0) => aresetn_pcie_slr3_6,
      resetn => '1'
    );
fanout_aresetn_pcie_slr3_6: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_fanout_aresetn_pcie_slr3_6_0
     port map (
      clk => aclk_pcie,
      d(0) => aresetn_pcie_slr3_6,
      q(0) => aresetn_pcie_slr3(0),
      resetn => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gapping_demand_imp_F6TB9W is
  port (
    shutdown_request_ack : out STD_LOGIC_VECTOR ( 0 to 0 );
    throttling_enabled : out STD_LOGIC_VECTOR ( 0 to 0 );
    requested_gapping_demand_rate : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clock_throttling_average : out STD_LOGIC_VECTOR ( 13 downto 0 );
    gapping_demand_toggle : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    shutdown_request_latch : in STD_LOGIC;
    aclk_ctrl : in STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gapping_demand_imp_F6TB9W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gapping_demand_imp_F6TB9W is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_avg_0 is
  port (
    Clk : in STD_LOGIC;
    Rst : in STD_LOGIC;
    Rate_Upd_Tog : in STD_LOGIC;
    Rate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rate_Avg : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_avg_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gapping_demand_toggle_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gapping_demand_toggle_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gapping_demand_update_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gapping_demand_update_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_0;
  signal \^gapping_demand_toggle\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gapping_demand_update_net : STD_LOGIC;
  signal gpio_gapping_demand_conc_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpio_gapping_demand_gpio_net : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^requested_gapping_demand_rate\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal NLW_gpio_gapping_demand_concat_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of clock_throttling_avg : label is "shell_utils_clock_throttling_avg,Vivado 2022.2";
  attribute X_CORE_INFO of gapping_demand_toggle_RnM : label is "c_counter_binary_v12_0_15,Vivado 2022.2";
  attribute X_CORE_INFO of gapping_demand_update : label is "util_vector_logic_v2_0_2_util_vector_logic,Vivado 2022.2";
  attribute X_CORE_INFO of gpio_gapping_demand : label is "axi_gpio,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gpio_gapping_demand_concat : label is "bd_1361_gpio_gapping_demand_concat_0,xlconcat_v2_1_4_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gpio_gapping_demand_concat : label is "yes";
  attribute X_CORE_INFO of gpio_gapping_demand_concat : label is "xlconcat_v2_1_4_xlconcat,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of slice_gapping_demand_ack : label is "bd_1361_slice_gapping_demand_ack_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of slice_gapping_demand_ack : label is "yes";
  attribute X_CORE_INFO of slice_gapping_demand_ack : label is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of slice_gapping_demand_enable : label is "bd_1361_slice_gapping_demand_enable_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of slice_gapping_demand_enable : label is "yes";
  attribute X_CORE_INFO of slice_gapping_demand_enable : label is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of slice_gapping_demand_rate : label is "bd_1361_slice_gapping_demand_rate_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of slice_gapping_demand_rate : label is "yes";
  attribute X_CORE_INFO of slice_gapping_demand_rate : label is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
begin
  gapping_demand_toggle(0) <= \^gapping_demand_toggle\(0);
  requested_gapping_demand_rate(7 downto 0) <= \^requested_gapping_demand_rate\(7 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
clock_throttling_avg: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_avg_0
     port map (
      Clk => aclk_ctrl,
      Rate(7 downto 0) => \^requested_gapping_demand_rate\(7 downto 0),
      Rate_Avg(13 downto 0) => clock_throttling_average(13 downto 0),
      Rate_Upd_Tog => \^gapping_demand_toggle\(0),
      Rst => aresetn_ctrl
    );
gapping_demand_toggle_RnM: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gapping_demand_toggle_0
     port map (
      CE => gapping_demand_update_net,
      CLK => aclk_ctrl,
      Q(0) => \^gapping_demand_toggle\(0)
    );
gapping_demand_update: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gapping_demand_update_0
     port map (
      Op1(0) => \^s_axi_bvalid\,
      Op2(0) => s_axi_bready,
      Res(0) => gapping_demand_update_net
    );
gpio_gapping_demand: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_0
     port map (
      gpio2_io_i(31 downto 1) => B"0000000000000000000000000000001",
      gpio2_io_i(0) => gpio_gapping_demand_conc_net(0),
      gpio_io_o(31 downto 0) => gpio_gapping_demand_gpio_net(31 downto 0),
      s_axi_aclk => aclk_ctrl,
      s_axi_araddr(8 downto 0) => S_AXI_araddr(8 downto 0),
      s_axi_aresetn => aresetn_ctrl,
      s_axi_arready => S_AXI_arready,
      s_axi_arvalid => S_AXI_arvalid,
      s_axi_awaddr(8 downto 0) => S_AXI_awaddr(8 downto 0),
      s_axi_awready => S_AXI_awready,
      s_axi_awvalid => S_AXI_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => S_AXI_bresp(1 downto 0),
      s_axi_bvalid => \^s_axi_bvalid\,
      s_axi_rdata(31 downto 0) => S_AXI_rdata(31 downto 0),
      s_axi_rready => S_AXI_rready,
      s_axi_rresp(1 downto 0) => S_AXI_rresp(1 downto 0),
      s_axi_rvalid => S_AXI_rvalid,
      s_axi_wdata(31 downto 0) => S_AXI_wdata(31 downto 0),
      s_axi_wready => S_AXI_wready,
      s_axi_wstrb(3 downto 0) => S_AXI_wstrb(3 downto 0),
      s_axi_wvalid => S_AXI_wvalid
    );
gpio_gapping_demand_concat: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_gapping_demand_concat_0
     port map (
      In0(0) => shutdown_request_latch,
      In1(30 downto 0) => B"0000000000000000000000000000001",
      dout(31 downto 1) => NLW_gpio_gapping_demand_concat_dout_UNCONNECTED(31 downto 1),
      dout(0) => gpio_gapping_demand_conc_net(0)
    );
slice_gapping_demand_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_ack_0
     port map (
      Din(31 downto 17) => B"000000000000000",
      Din(16) => gpio_gapping_demand_gpio_net(16),
      Din(15 downto 0) => B"0000000000000000",
      Dout(0) => shutdown_request_ack(0)
    );
slice_gapping_demand_enable: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_enable_0
     port map (
      Din(31 downto 21) => B"00000000000",
      Din(20) => gpio_gapping_demand_gpio_net(20),
      Din(19 downto 0) => B"00000000000000000000",
      Dout(0) => throttling_enabled(0)
    );
slice_gapping_demand_rate: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_gapping_demand_rate_0
     port map (
      Din(31 downto 8) => B"000000000000000000000000",
      Din(7 downto 0) => gpio_gapping_demand_gpio_net(7 downto 0),
      Dout(7 downto 0) => \^requested_gapping_demand_rate\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s00_couplers_imp_1N75IZH is
  port (
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    s_axi_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s00_couplers_imp_1N75IZH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s00_couplers_imp_1N75IZH is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_auto_cc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_auto_cc_0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of auto_cc : label is "axi_clock_converter_v2_1_26_axi_clock_converter,Vivado 2022.2";
begin
auto_cc: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_auto_cc_0
     port map (
      m_axi_aclk => ACLK,
      m_axi_araddr(23 downto 0) => m_axi_araddr(23 downto 0),
      m_axi_aresetn => ARESETN,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arready => s_axi_arready(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(23 downto 0) => m_axi_awaddr(23 downto 0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awready => s_axi_awready(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      m_axi_bvalid => s_axi_bvalid(0),
      m_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      m_axi_rvalid => s_axi_rvalid(0),
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => s_axi_wready(0),
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_aclk => S00_ACLK,
      s_axi_araddr(23 downto 0) => S00_AXI_araddr(23 downto 0),
      s_axi_aresetn => S00_ARESETN,
      s_axi_arprot(2 downto 0) => S00_AXI_arprot(2 downto 0),
      s_axi_arready => S00_AXI_arready(0),
      s_axi_arvalid => S00_AXI_arvalid(0),
      s_axi_awaddr(23 downto 0) => S00_AXI_awaddr(23 downto 0),
      s_axi_awprot(2 downto 0) => S00_AXI_awprot(2 downto 0),
      s_axi_awready => S00_AXI_awready(0),
      s_axi_awvalid => S00_AXI_awvalid(0),
      s_axi_bready => S00_AXI_bready(0),
      s_axi_bresp(1 downto 0) => S00_AXI_bresp(1 downto 0),
      s_axi_bvalid => S00_AXI_bvalid(0),
      s_axi_rdata(31 downto 0) => S00_AXI_rdata(31 downto 0),
      s_axi_rready => S00_AXI_rready(0),
      s_axi_rresp(1 downto 0) => S00_AXI_rresp(1 downto 0),
      s_axi_rvalid => S00_AXI_rvalid(0),
      s_axi_wdata(31 downto 0) => S00_AXI_wdata(31 downto 0),
      s_axi_wready => S00_AXI_wready(0),
      s_axi_wstrb(3 downto 0) => S00_AXI_wstrb(3 downto 0),
      s_axi_wvalid => S00_AXI_wvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ucs_control_status_imp_1GKYAWY is
  port (
    power_down : out STD_LOGIC;
    clock_program_done : out STD_LOGIC_VECTOR ( 0 to 0 );
    shutdown_request_latch : out STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    clock_throttling_average : in STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk_ctrl : in STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    shutdown_clocks : in STD_LOGIC;
    throttling_enabled : in STD_LOGIC;
    shutdown_request_ack : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ucs_control_status_imp_1GKYAWY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ucs_control_status_imp_1GKYAWY is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_shutdown_latch_0 is
  port (
    Clk : in STD_LOGIC;
    Rst : in STD_LOGIC;
    Request_SC : in STD_LOGIC;
    Request_SW : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Request_Gate_En : in STD_LOGIC;
    Request_Ack : in STD_LOGIC;
    Request_Latch : out STD_LOGIC;
    Shutdown_Latch : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_shutdown_latch_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_control_status_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_control_status_0;
  signal Request_SW_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpio_ucs_control_status_net : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gpio_ucs_status_concat_net : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^power_down\ : STD_LOGIC;
  signal NLW_gpio_ucs_status_concat_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of clock_shutdown_latch : label is "shell_utils_clock_shutdown_latch,Vivado 2022.2";
  attribute X_CORE_INFO of gpio_ucs_control_status : label is "axi_gpio,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gpio_ucs_status_concat : label is "bd_1361_gpio_ucs_status_concat_0,xlconcat_v2_1_4_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of gpio_ucs_status_concat : label is "yes";
  attribute X_CORE_INFO of gpio_ucs_status_concat : label is "xlconcat_v2_1_4_xlconcat,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of slice_ucs_control_status_done : label is "bd_1361_slice_ucs_control_status_done_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of slice_ucs_control_status_done : label is "yes";
  attribute X_CORE_INFO of slice_ucs_control_status_done : label is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
  attribute CHECK_LICENSE_TYPE of slice_ucs_control_status_force_shutdown : label is "bd_1361_slice_ucs_control_status_force_shutdown_0,xlslice_v1_0_2_xlslice,{}";
  attribute DowngradeIPIdentifiedWarnings of slice_ucs_control_status_force_shutdown : label is "yes";
  attribute X_CORE_INFO of slice_ucs_control_status_force_shutdown : label is "xlslice_v1_0_2_xlslice,Vivado 2022.2";
begin
  power_down <= \^power_down\;
clock_shutdown_latch: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_shutdown_latch_0
     port map (
      Clk => aclk_ctrl,
      Request_Ack => shutdown_request_ack,
      Request_Gate_En => throttling_enabled,
      Request_Latch => shutdown_request_latch,
      Request_SC => shutdown_clocks,
      Request_SW(15 downto 0) => Request_SW_net(15 downto 0),
      Rst => aresetn_ctrl,
      Shutdown_Latch => \^power_down\
    );
gpio_ucs_control_status: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_control_status_0
     port map (
      gpio2_io_o(31 downto 0) => gpio_ucs_control_status_net(31 downto 0),
      gpio_io_i(31 downto 30) => B"00",
      gpio_io_i(29 downto 16) => gpio_ucs_status_concat_net(29 downto 16),
      gpio_io_i(15 downto 1) => B"000000000000000",
      gpio_io_i(0) => gpio_ucs_status_concat_net(0),
      s_axi_aclk => aclk_ctrl,
      s_axi_araddr(8 downto 0) => S_AXI_araddr(8 downto 0),
      s_axi_aresetn => aresetn_ctrl,
      s_axi_arready => S_AXI_arready,
      s_axi_arvalid => S_AXI_arvalid,
      s_axi_awaddr(8 downto 0) => S_AXI_awaddr(8 downto 0),
      s_axi_awready => S_AXI_awready,
      s_axi_awvalid => S_AXI_awvalid,
      s_axi_bready => S_AXI_bready,
      s_axi_bresp(1 downto 0) => S_AXI_bresp(1 downto 0),
      s_axi_bvalid => S_AXI_bvalid,
      s_axi_rdata(31 downto 0) => S_AXI_rdata(31 downto 0),
      s_axi_rready => S_AXI_rready,
      s_axi_rresp(1 downto 0) => S_AXI_rresp(1 downto 0),
      s_axi_rvalid => S_AXI_rvalid,
      s_axi_wdata(31 downto 0) => S_AXI_wdata(31 downto 0),
      s_axi_wready => S_AXI_wready,
      s_axi_wstrb(3 downto 0) => S_AXI_wstrb(3 downto 0),
      s_axi_wvalid => S_AXI_wvalid
    );
gpio_ucs_status_concat: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_gpio_ucs_status_concat_0
     port map (
      In0(0) => \^power_down\,
      In1(14 downto 0) => B"000000000000000",
      In2(13 downto 0) => clock_throttling_average(13 downto 0),
      In3(1 downto 0) => B"00",
      dout(31 downto 30) => NLW_gpio_ucs_status_concat_dout_UNCONNECTED(31 downto 30),
      dout(29 downto 16) => gpio_ucs_status_concat_net(29 downto 16),
      dout(15 downto 1) => NLW_gpio_ucs_status_concat_dout_UNCONNECTED(15 downto 1),
      dout(0) => gpio_ucs_status_concat_net(0)
    );
slice_ucs_control_status_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_done_0
     port map (
      Din(31 downto 1) => B"0000000000000000000000000000000",
      Din(0) => gpio_ucs_control_status_net(0),
      Dout(0) => clock_program_done(0)
    );
slice_ucs_control_status_force_shutdown: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_slice_ucs_control_status_force_shutdown_0
     port map (
      Din(31 downto 21) => B"00000000000",
      Din(20 downto 5) => gpio_ucs_control_status_net(20 downto 5),
      Din(4 downto 0) => B"00000",
      Dout(15 downto 0) => Request_SW_net(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_00_hierarchy_imp_S5ROMS is
  port (
    aclk_kernel_00_cont : out STD_LOGIC;
    aresetn_kernel_00_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_kernel_00 : out STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    aclk_ctrl : in STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    power_down : in STD_LOGIC;
    aclk_freerun : in STD_LOGIC;
    clock_program_done : in STD_LOGIC_VECTOR ( 0 to 0 );
    shutdown_request_latch : in STD_LOGIC;
    gapping_demand_toggle : in STD_LOGIC_VECTOR ( 0 to 0 );
    requested_gapping_demand_rate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn_pcie : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_00_hierarchy_imp_S5ROMS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_00_hierarchy_imp_S5ROMS is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_00_adapt_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_00_adapt_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_00_cont_adapt_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_00_cont_adapt_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clkwiz_aclk_kernel_00_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    power_down : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clkwiz_aclk_kernel_00_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_aclk_kernel_00_0 is
  port (
    Clk_In : in STD_LOGIC;
    Rst_In : in STD_LOGIC;
    Locked : in STD_LOGIC;
    Startup_Done : in STD_LOGIC;
    Shutdown_Latch : in STD_LOGIC;
    Rate_Upd_Tog : in STD_LOGIC;
    Rate_In : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rst_Async : out STD_LOGIC;
    Clk_Out : out STD_LOGIC;
    Clk_Out_Cont : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_aclk_kernel_00_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_kernel_00_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_kernel_00_0;
  signal \^aclk_kernel_00_cont\ : STD_LOGIC;
  signal aresetn_kernel_00_async_net : STD_LOGIC;
  signal clk_kernel_00_locked_net : STD_LOGIC;
  signal clk_kernel_00_unbuffered_net : STD_LOGIC;
  signal clock_throttling_kernel_00_clk_out_cont_net : STD_LOGIC;
  signal clock_throttling_kernel_00_clk_out_net : STD_LOGIC;
  signal psreset_kernel_00_net : STD_LOGIC;
  signal NLW_psreset_kernel_00_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_psreset_kernel_00_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_psreset_kernel_00_peripheral_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_psreset_kernel_00_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aclk_kernel_00_adapt : label is "clk_metadata_adapter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of aclk_kernel_00_cont_adapt : label is "clk_metadata_adapter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of clock_throttling_aclk_kernel_00 : label is "shell_utils_clock_throttling,Vivado 2022.2";
  attribute X_CORE_INFO of psreset_kernel_00 : label is "proc_sys_reset,Vivado 2022.2";
begin
  aclk_kernel_00_cont <= \^aclk_kernel_00_cont\;
aclk_kernel_00_adapt: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_00_adapt_0
     port map (
      clk_in => clock_throttling_kernel_00_clk_out_net,
      clk_out => aclk_kernel_00
    );
aclk_kernel_00_cont_adapt: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_00_cont_adapt_0
     port map (
      clk_in => clock_throttling_kernel_00_clk_out_cont_net,
      clk_out => \^aclk_kernel_00_cont\
    );
clkwiz_aclk_kernel_00: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clkwiz_aclk_kernel_00_0
     port map (
      clk_in1 => aclk_freerun,
      clk_out1 => clk_kernel_00_unbuffered_net,
      locked => clk_kernel_00_locked_net,
      power_down => power_down,
      s_axi_aclk => aclk_ctrl,
      s_axi_araddr(10 downto 0) => S_AXI_araddr(10 downto 0),
      s_axi_aresetn => aresetn_ctrl,
      s_axi_arready => S_AXI_arready,
      s_axi_arvalid => S_AXI_arvalid,
      s_axi_awaddr(10 downto 0) => S_AXI_awaddr(10 downto 0),
      s_axi_awready => S_AXI_awready,
      s_axi_awvalid => S_AXI_awvalid,
      s_axi_bready => S_AXI_bready,
      s_axi_bresp(1 downto 0) => S_AXI_bresp(1 downto 0),
      s_axi_bvalid => S_AXI_bvalid,
      s_axi_rdata(31 downto 0) => S_AXI_rdata(31 downto 0),
      s_axi_rready => S_AXI_rready,
      s_axi_rresp(1 downto 0) => S_AXI_rresp(1 downto 0),
      s_axi_rvalid => S_AXI_rvalid,
      s_axi_wdata(31 downto 0) => S_AXI_wdata(31 downto 0),
      s_axi_wready => S_AXI_wready,
      s_axi_wstrb(3 downto 0) => S_AXI_wstrb(3 downto 0),
      s_axi_wvalid => S_AXI_wvalid
    );
clock_throttling_aclk_kernel_00: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_aclk_kernel_00_0
     port map (
      Clk_In => clk_kernel_00_unbuffered_net,
      Clk_Out => clock_throttling_kernel_00_clk_out_net,
      Clk_Out_Cont => clock_throttling_kernel_00_clk_out_cont_net,
      Locked => clk_kernel_00_locked_net,
      Rate_In(7 downto 0) => requested_gapping_demand_rate(7 downto 0),
      Rate_Upd_Tog => gapping_demand_toggle(0),
      Rst_Async => aresetn_kernel_00_async_net,
      Rst_In => aresetn_ctrl,
      Shutdown_Latch => shutdown_request_latch,
      Startup_Done => clock_program_done(0)
    );
fanout_aresetn_kernel_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_00_imp_HC8JF9
     port map (
      aclk_kernel_00_cont => \^aclk_kernel_00_cont\,
      aresetn_kernel_00_slr0(0) => aresetn_kernel_00_slr0(0),
      aresetn_kernel_00_slr1(0) => aresetn_kernel_00_slr1(0),
      aresetn_kernel_00_slr2(0) => aresetn_kernel_00_slr2(0),
      aresetn_kernel_00_slr3(0) => aresetn_kernel_00_slr3(0),
      interconnect_aresetn(0) => psreset_kernel_00_net
    );
psreset_kernel_00: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_kernel_00_0
     port map (
      aux_reset_in => aresetn_kernel_00_async_net,
      bus_struct_reset(0) => NLW_psreset_kernel_00_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => aresetn_pcie,
      interconnect_aresetn(0) => psreset_kernel_00_net,
      mb_debug_sys_rst => '0',
      mb_reset => NLW_psreset_kernel_00_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => NLW_psreset_kernel_00_peripheral_aresetn_UNCONNECTED(0),
      peripheral_reset(0) => NLW_psreset_kernel_00_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => \^aclk_kernel_00_cont\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_01_hierarchy_imp_12CAO45 is
  port (
    aclk_kernel_01_cont : out STD_LOGIC;
    aresetn_kernel_01_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_kernel_01 : out STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    aclk_ctrl : in STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    power_down : in STD_LOGIC;
    aclk_freerun : in STD_LOGIC;
    clock_program_done : in STD_LOGIC_VECTOR ( 0 to 0 );
    shutdown_request_latch : in STD_LOGIC;
    gapping_demand_toggle : in STD_LOGIC_VECTOR ( 0 to 0 );
    requested_gapping_demand_rate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn_pcie : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_01_hierarchy_imp_12CAO45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_01_hierarchy_imp_12CAO45 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_01_adapt_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_01_adapt_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_01_cont_adapt_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_01_cont_adapt_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clkwiz_aclk_kernel_01_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    power_down : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clkwiz_aclk_kernel_01_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_aclk_kernel_01_0 is
  port (
    Clk_In : in STD_LOGIC;
    Rst_In : in STD_LOGIC;
    Locked : in STD_LOGIC;
    Startup_Done : in STD_LOGIC;
    Shutdown_Latch : in STD_LOGIC;
    Rate_Upd_Tog : in STD_LOGIC;
    Rate_In : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rst_Async : out STD_LOGIC;
    Clk_Out : out STD_LOGIC;
    Clk_Out_Cont : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_aclk_kernel_01_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_kernel_01_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_kernel_01_0;
  signal \^aclk_kernel_01_cont\ : STD_LOGIC;
  signal aresetn_kernel_01_async_net : STD_LOGIC;
  signal clk_kernel_01_locked_net : STD_LOGIC;
  signal clk_kernel_01_unbuffered_net : STD_LOGIC;
  signal clock_throttling_kernel_01_clk_out_cont_net : STD_LOGIC;
  signal clock_throttling_kernel_01_clk_out_net : STD_LOGIC;
  signal psreset_kernel_01_net : STD_LOGIC;
  signal NLW_psreset_kernel_01_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_psreset_kernel_01_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_psreset_kernel_01_peripheral_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_psreset_kernel_01_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aclk_kernel_01_adapt : label is "clk_metadata_adapter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of aclk_kernel_01_cont_adapt : label is "clk_metadata_adapter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of clock_throttling_aclk_kernel_01 : label is "shell_utils_clock_throttling,Vivado 2022.2";
  attribute X_CORE_INFO of psreset_kernel_01 : label is "proc_sys_reset,Vivado 2022.2";
begin
  aclk_kernel_01_cont <= \^aclk_kernel_01_cont\;
aclk_kernel_01_adapt: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_01_adapt_0
     port map (
      clk_in => clock_throttling_kernel_01_clk_out_net,
      clk_out => aclk_kernel_01
    );
aclk_kernel_01_cont_adapt: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_aclk_kernel_01_cont_adapt_0
     port map (
      clk_in => clock_throttling_kernel_01_clk_out_cont_net,
      clk_out => \^aclk_kernel_01_cont\
    );
clkwiz_aclk_kernel_01: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clkwiz_aclk_kernel_01_0
     port map (
      clk_in1 => aclk_freerun,
      clk_out1 => clk_kernel_01_unbuffered_net,
      locked => clk_kernel_01_locked_net,
      power_down => power_down,
      s_axi_aclk => aclk_ctrl,
      s_axi_araddr(10 downto 0) => S_AXI_araddr(10 downto 0),
      s_axi_aresetn => aresetn_ctrl,
      s_axi_arready => S_AXI_arready,
      s_axi_arvalid => S_AXI_arvalid,
      s_axi_awaddr(10 downto 0) => S_AXI_awaddr(10 downto 0),
      s_axi_awready => S_AXI_awready,
      s_axi_awvalid => S_AXI_awvalid,
      s_axi_bready => S_AXI_bready,
      s_axi_bresp(1 downto 0) => S_AXI_bresp(1 downto 0),
      s_axi_bvalid => S_AXI_bvalid,
      s_axi_rdata(31 downto 0) => S_AXI_rdata(31 downto 0),
      s_axi_rready => S_AXI_rready,
      s_axi_rresp(1 downto 0) => S_AXI_rresp(1 downto 0),
      s_axi_rvalid => S_AXI_rvalid,
      s_axi_wdata(31 downto 0) => S_AXI_wdata(31 downto 0),
      s_axi_wready => S_AXI_wready,
      s_axi_wstrb(3 downto 0) => S_AXI_wstrb(3 downto 0),
      s_axi_wvalid => S_AXI_wvalid
    );
clock_throttling_aclk_kernel_01: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_clock_throttling_aclk_kernel_01_0
     port map (
      Clk_In => clk_kernel_01_unbuffered_net,
      Clk_Out => clock_throttling_kernel_01_clk_out_net,
      Clk_Out_Cont => clock_throttling_kernel_01_clk_out_cont_net,
      Locked => clk_kernel_01_locked_net,
      Rate_In(7 downto 0) => requested_gapping_demand_rate(7 downto 0),
      Rate_Upd_Tog => gapping_demand_toggle(0),
      Rst_Async => aresetn_kernel_01_async_net,
      Rst_In => aresetn_ctrl,
      Shutdown_Latch => shutdown_request_latch,
      Startup_Done => clock_program_done(0)
    );
fanout_aresetn_kernel_01: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_kernel_01_imp_1EFQNU8
     port map (
      aclk_kernel_01_cont => \^aclk_kernel_01_cont\,
      aresetn_kernel_01_slr0(0) => aresetn_kernel_01_slr0(0),
      aresetn_kernel_01_slr1(0) => aresetn_kernel_01_slr1(0),
      aresetn_kernel_01_slr2(0) => aresetn_kernel_01_slr2(0),
      aresetn_kernel_01_slr3(0) => aresetn_kernel_01_slr3(0),
      interconnect_aresetn(0) => psreset_kernel_01_net
    );
psreset_kernel_01: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_kernel_01_0
     port map (
      aux_reset_in => aresetn_kernel_01_async_net,
      bus_struct_reset(0) => NLW_psreset_kernel_01_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => aresetn_pcie,
      interconnect_aresetn(0) => psreset_kernel_01_net,
      mb_debug_sys_rst => '0',
      mb_reset => NLW_psreset_kernel_01_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => NLW_psreset_kernel_01_peripheral_aresetn_UNCONNECTED(0),
      peripheral_reset(0) => NLW_psreset_kernel_01_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => \^aclk_kernel_01_cont\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_freq_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_freq_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_freq_0 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_xbar_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_xbar_1;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xbar : label is "axi_crossbar_v2_1_28_axi_crossbar,Vivado 2022.2";
begin
s00_couplers: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s00_couplers_imp_1N75IZH
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      S00_ACLK => S00_ACLK,
      S00_ARESETN => S00_ARESETN,
      S00_AXI_araddr(23 downto 0) => S00_AXI_araddr(23 downto 0),
      S00_AXI_arprot(2 downto 0) => S00_AXI_arprot(2 downto 0),
      S00_AXI_arready(0) => S00_AXI_arready(0),
      S00_AXI_arvalid(0) => S00_AXI_arvalid(0),
      S00_AXI_awaddr(23 downto 0) => S00_AXI_awaddr(23 downto 0),
      S00_AXI_awprot(2 downto 0) => S00_AXI_awprot(2 downto 0),
      S00_AXI_awready(0) => S00_AXI_awready(0),
      S00_AXI_awvalid(0) => S00_AXI_awvalid(0),
      S00_AXI_bready(0) => S00_AXI_bready(0),
      S00_AXI_bresp(1 downto 0) => S00_AXI_bresp(1 downto 0),
      S00_AXI_bvalid(0) => S00_AXI_bvalid(0),
      S00_AXI_rdata(31 downto 0) => S00_AXI_rdata(31 downto 0),
      S00_AXI_rready(0) => S00_AXI_rready(0),
      S00_AXI_rresp(1 downto 0) => S00_AXI_rresp(1 downto 0),
      S00_AXI_rvalid(0) => S00_AXI_rvalid(0),
      S00_AXI_wdata(31 downto 0) => S00_AXI_wdata(31 downto 0),
      S00_AXI_wready(0) => S00_AXI_wready(0),
      S00_AXI_wstrb(3 downto 0) => S00_AXI_wstrb(3 downto 0),
      S00_AXI_wvalid(0) => S00_AXI_wvalid(0),
      m_axi_araddr(23 downto 0) => s00_couplers_to_xbar_ARADDR(23 downto 0),
      m_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      m_axi_arvalid => s00_couplers_to_xbar_ARVALID,
      m_axi_awaddr(23 downto 0) => s00_couplers_to_xbar_AWADDR(23 downto 0),
      m_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      m_axi_awvalid => s00_couplers_to_xbar_AWVALID,
      m_axi_bready => s00_couplers_to_xbar_BREADY,
      m_axi_rready => s00_couplers_to_xbar_RREADY,
      m_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      m_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      m_axi_wvalid => s00_couplers_to_xbar_WVALID,
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY,
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID,
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID,
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY
    );
xbar: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_xbar_1
     port map (
      aclk => ACLK,
      aresetn => ARESETN,
      m_axi_araddr(71 downto 48) => M02_AXI_araddr(23 downto 0),
      m_axi_araddr(47 downto 24) => M01_AXI_araddr(23 downto 0),
      m_axi_araddr(23 downto 0) => M00_AXI_araddr(23 downto 0),
      m_axi_arprot(8 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(8 downto 0),
      m_axi_arready(2) => M02_AXI_arready,
      m_axi_arready(1) => M01_AXI_arready,
      m_axi_arready(0) => M00_AXI_arready,
      m_axi_arvalid(2) => M02_AXI_arvalid,
      m_axi_arvalid(1) => M01_AXI_arvalid,
      m_axi_arvalid(0) => M00_AXI_arvalid,
      m_axi_awaddr(71 downto 48) => M02_AXI_awaddr(23 downto 0),
      m_axi_awaddr(47 downto 24) => M01_AXI_awaddr(23 downto 0),
      m_axi_awaddr(23 downto 0) => M00_AXI_awaddr(23 downto 0),
      m_axi_awprot(8 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(8 downto 0),
      m_axi_awready(2) => M02_AXI_awready,
      m_axi_awready(1) => M01_AXI_awready,
      m_axi_awready(0) => M00_AXI_awready,
      m_axi_awvalid(2) => M02_AXI_awvalid,
      m_axi_awvalid(1) => M01_AXI_awvalid,
      m_axi_awvalid(0) => M00_AXI_awvalid,
      m_axi_bready(2) => M02_AXI_bready,
      m_axi_bready(1) => M01_AXI_bready,
      m_axi_bready(0) => M00_AXI_bready,
      m_axi_bresp(5 downto 4) => M02_AXI_bresp(1 downto 0),
      m_axi_bresp(3 downto 2) => M01_AXI_bresp(1 downto 0),
      m_axi_bresp(1 downto 0) => M00_AXI_bresp(1 downto 0),
      m_axi_bvalid(2) => M02_AXI_bvalid,
      m_axi_bvalid(1) => M01_AXI_bvalid,
      m_axi_bvalid(0) => M00_AXI_bvalid,
      m_axi_rdata(95 downto 64) => M02_AXI_rdata(31 downto 0),
      m_axi_rdata(63 downto 32) => M01_AXI_rdata(31 downto 0),
      m_axi_rdata(31 downto 0) => M00_AXI_rdata(31 downto 0),
      m_axi_rready(2) => M02_AXI_rready,
      m_axi_rready(1) => M01_AXI_rready,
      m_axi_rready(0) => M00_AXI_rready,
      m_axi_rresp(5 downto 4) => M02_AXI_rresp(1 downto 0),
      m_axi_rresp(3 downto 2) => M01_AXI_rresp(1 downto 0),
      m_axi_rresp(1 downto 0) => M00_AXI_rresp(1 downto 0),
      m_axi_rvalid(2) => M02_AXI_rvalid,
      m_axi_rvalid(1) => M01_AXI_rvalid,
      m_axi_rvalid(0) => M00_AXI_rvalid,
      m_axi_wdata(95 downto 64) => M02_AXI_wdata(31 downto 0),
      m_axi_wdata(63 downto 32) => M01_AXI_wdata(31 downto 0),
      m_axi_wdata(31 downto 0) => M00_AXI_wdata(31 downto 0),
      m_axi_wready(2) => M02_AXI_wready,
      m_axi_wready(1) => M01_AXI_wready,
      m_axi_wready(0) => M00_AXI_wready,
      m_axi_wstrb(11 downto 8) => M02_AXI_wstrb(3 downto 0),
      m_axi_wstrb(7 downto 4) => M01_AXI_wstrb(3 downto 0),
      m_axi_wstrb(3 downto 0) => M00_AXI_wstrb(3 downto 0),
      m_axi_wvalid(2) => M02_AXI_wvalid,
      m_axi_wvalid(1) => M01_AXI_wvalid,
      m_axi_wvalid(0) => M00_AXI_wvalid,
      s_axi_araddr(23 downto 0) => s00_couplers_to_xbar_ARADDR(23 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(23 downto 0) => s00_couplers_to_xbar_AWADDR(23 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY,
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID,
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID,
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY,
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_frequency_counters_imp_BQDAM6 is
  port (
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_freerun : in STD_LOGIC;
    aclk_ctrl : in STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk_pcie : in STD_LOGIC;
    aclk_kernel_00_cont : in STD_LOGIC;
    aclk_kernel_00 : in STD_LOGIC;
    aclk_kernel_01_cont : in STD_LOGIC;
    aclk_kernel_01 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_frequency_counters_imp_BQDAM6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_frequency_counters_imp_BQDAM6 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    test_clk0 : in STD_LOGIC;
    test_clk1 : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_kernel_00_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    test_clk0 : in STD_LOGIC;
    test_clk1 : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_kernel_00_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_kernel_01_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    test_clk0 : in STD_LOGIC;
    test_clk1 : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_kernel_01_0;
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_aclk_freerun_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_aclk_freerun_0;
  signal aresetn_aclk_freerun_net : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M00_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M01_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_freq_M02_AXI_WVALID : STD_LOGIC;
  signal NLW_psreset_aclk_freerun_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_psreset_aclk_freerun_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_psreset_aclk_freerun_peripheral_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_psreset_aclk_freerun_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of frequency_counter_aclk : label is "shell_utils_frequency_counter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of frequency_counter_aclk_kernel_00 : label is "shell_utils_frequency_counter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of frequency_counter_aclk_kernel_01 : label is "shell_utils_frequency_counter_v1_0_0,Vivado 2022.2";
  attribute X_CORE_INFO of psreset_aclk_freerun : label is "proc_sys_reset,Vivado 2022.2";
begin
axi_ic_ctrl_mgmt_freq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_freq_0
     port map (
      ACLK => aclk_freerun,
      ARESETN => aresetn_aclk_freerun_net,
      M00_ACLK => '0',
      M00_ARESETN => '0',
      M00_AXI_araddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_ARADDR(23 downto 0),
      M00_AXI_arready => axi_ic_ctrl_mgmt_freq_M00_AXI_ARREADY,
      M00_AXI_arvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_ARVALID,
      M00_AXI_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_AWADDR(23 downto 0),
      M00_AXI_awready => axi_ic_ctrl_mgmt_freq_M00_AXI_AWREADY,
      M00_AXI_awvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_AWVALID,
      M00_AXI_bready => axi_ic_ctrl_mgmt_freq_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready => axi_ic_ctrl_mgmt_freq_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready => axi_ic_ctrl_mgmt_freq_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_WVALID,
      M01_ACLK => '0',
      M01_ARESETN => '0',
      M01_AXI_araddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_ARADDR(23 downto 0),
      M01_AXI_arready => axi_ic_ctrl_mgmt_freq_M01_AXI_ARREADY,
      M01_AXI_arvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_ARVALID,
      M01_AXI_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_AWADDR(23 downto 0),
      M01_AXI_awready => axi_ic_ctrl_mgmt_freq_M01_AXI_AWREADY,
      M01_AXI_awvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_AWVALID,
      M01_AXI_bready => axi_ic_ctrl_mgmt_freq_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => axi_ic_ctrl_mgmt_freq_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => axi_ic_ctrl_mgmt_freq_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_WVALID,
      M02_ACLK => '0',
      M02_ARESETN => '0',
      M02_AXI_araddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_ARADDR(23 downto 0),
      M02_AXI_arready => axi_ic_ctrl_mgmt_freq_M02_AXI_ARREADY,
      M02_AXI_arvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_ARVALID,
      M02_AXI_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_AWADDR(23 downto 0),
      M02_AXI_awready => axi_ic_ctrl_mgmt_freq_M02_AXI_AWREADY,
      M02_AXI_awvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_AWVALID,
      M02_AXI_bready => axi_ic_ctrl_mgmt_freq_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => axi_ic_ctrl_mgmt_freq_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => axi_ic_ctrl_mgmt_freq_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_WVALID,
      S00_ACLK => aclk_ctrl,
      S00_ARESETN => aresetn_ctrl,
      S00_AXI_araddr(23 downto 0) => S_AXI_araddr(23 downto 0),
      S00_AXI_arprot(2 downto 0) => S_AXI_arprot(2 downto 0),
      S00_AXI_arready(0) => S_AXI_arready(0),
      S00_AXI_arvalid(0) => S_AXI_arvalid(0),
      S00_AXI_awaddr(23 downto 0) => S_AXI_awaddr(23 downto 0),
      S00_AXI_awprot(2 downto 0) => S_AXI_awprot(2 downto 0),
      S00_AXI_awready(0) => S_AXI_awready(0),
      S00_AXI_awvalid(0) => S_AXI_awvalid(0),
      S00_AXI_bready(0) => S_AXI_bready(0),
      S00_AXI_bresp(1 downto 0) => S_AXI_bresp(1 downto 0),
      S00_AXI_bvalid(0) => S_AXI_bvalid(0),
      S00_AXI_rdata(31 downto 0) => S_AXI_rdata(31 downto 0),
      S00_AXI_rready(0) => S_AXI_rready(0),
      S00_AXI_rresp(1 downto 0) => S_AXI_rresp(1 downto 0),
      S00_AXI_rvalid(0) => S_AXI_rvalid(0),
      S00_AXI_wdata(31 downto 0) => S_AXI_wdata(31 downto 0),
      S00_AXI_wready(0) => S_AXI_wready(0),
      S00_AXI_wstrb(3 downto 0) => S_AXI_wstrb(3 downto 0),
      S00_AXI_wvalid(0) => S_AXI_wvalid(0)
    );
frequency_counter_aclk: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_0
     port map (
      s_axi_aclk => aclk_freerun,
      s_axi_araddr(31 downto 24) => B"00000000",
      s_axi_araddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_ARADDR(23 downto 0),
      s_axi_aresetn => aresetn_aclk_freerun_net,
      s_axi_arready => axi_ic_ctrl_mgmt_freq_M02_AXI_ARREADY,
      s_axi_arvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_ARVALID,
      s_axi_awaddr(31 downto 24) => B"00000000",
      s_axi_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_AWADDR(23 downto 0),
      s_axi_awready => axi_ic_ctrl_mgmt_freq_M02_AXI_AWREADY,
      s_axi_awvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_AWVALID,
      s_axi_bready => axi_ic_ctrl_mgmt_freq_M02_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_ic_ctrl_mgmt_freq_M02_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_ic_ctrl_mgmt_freq_M02_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_freq_M02_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_ic_ctrl_mgmt_freq_M02_AXI_WVALID,
      test_clk0 => aclk_ctrl,
      test_clk1 => aclk_pcie
    );
frequency_counter_aclk_kernel_00: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_kernel_00_0
     port map (
      s_axi_aclk => aclk_freerun,
      s_axi_araddr(31 downto 24) => B"00000000",
      s_axi_araddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_ARADDR(23 downto 0),
      s_axi_aresetn => aresetn_aclk_freerun_net,
      s_axi_arready => axi_ic_ctrl_mgmt_freq_M00_AXI_ARREADY,
      s_axi_arvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_ARVALID,
      s_axi_awaddr(31 downto 24) => B"00000000",
      s_axi_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_AWADDR(23 downto 0),
      s_axi_awready => axi_ic_ctrl_mgmt_freq_M00_AXI_AWREADY,
      s_axi_awvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_AWVALID,
      s_axi_bready => axi_ic_ctrl_mgmt_freq_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_ic_ctrl_mgmt_freq_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_ic_ctrl_mgmt_freq_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_freq_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_ic_ctrl_mgmt_freq_M00_AXI_WVALID,
      test_clk0 => aclk_kernel_00_cont,
      test_clk1 => aclk_kernel_00
    );
frequency_counter_aclk_kernel_01: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_frequency_counter_aclk_kernel_01_0
     port map (
      s_axi_aclk => aclk_freerun,
      s_axi_araddr(31 downto 24) => B"00000000",
      s_axi_araddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_ARADDR(23 downto 0),
      s_axi_aresetn => aresetn_aclk_freerun_net,
      s_axi_arready => axi_ic_ctrl_mgmt_freq_M01_AXI_ARREADY,
      s_axi_arvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_ARVALID,
      s_axi_awaddr(31 downto 24) => B"00000000",
      s_axi_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_AWADDR(23 downto 0),
      s_axi_awready => axi_ic_ctrl_mgmt_freq_M01_AXI_AWREADY,
      s_axi_awvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_AWVALID,
      s_axi_bready => axi_ic_ctrl_mgmt_freq_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_ic_ctrl_mgmt_freq_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_ic_ctrl_mgmt_freq_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_freq_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_ic_ctrl_mgmt_freq_M01_AXI_WVALID,
      test_clk0 => aclk_kernel_01_cont,
      test_clk1 => aclk_kernel_01
    );
psreset_aclk_freerun: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_psreset_aclk_freerun_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_psreset_aclk_freerun_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => aresetn_ctrl,
      interconnect_aresetn(0) => aresetn_aclk_freerun_net,
      mb_debug_sys_rst => '0',
      mb_reset => NLW_psreset_aclk_freerun_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => NLW_psreset_aclk_freerun_peripheral_aresetn_UNCONNECTED(0),
      peripheral_reset(0) => NLW_psreset_aclk_freerun_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => aclk_freerun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361 is
  port (
    aclk_ctrl : in STD_LOGIC;
    aclk_freerun : in STD_LOGIC;
    aclk_kernel_00 : out STD_LOGIC;
    aclk_kernel_01 : out STD_LOGIC;
    aclk_pcie : in STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    aresetn_ctrl_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie : in STD_LOGIC;
    aresetn_pcie_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_ctrl_mgmt_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_mgmt_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_ctrl_mgmt_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_mgmt_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_mgmt_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_mgmt_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_mgmt_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_mgmt_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_mgmt_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    shutdown_clocks : in STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361 : entity is "ulp_ss_ucs_0.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_build_info_0 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_build_info_0;
  signal \^aclk_kernel_00\ : STD_LOGIC;
  signal aclk_kernel_00_cont_net : STD_LOGIC;
  signal \^aclk_kernel_01\ : STD_LOGIC;
  signal aclk_kernel_01_cont_net : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M00_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M01_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M02_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M03_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M04_AXI_WVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_ARVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_AWVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_BREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_BVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_RREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_RVALID : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_WREADY : STD_LOGIC;
  signal axi_ic_ctrl_mgmt_top_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_ic_ctrl_mgmt_top_M05_AXI_WVALID : STD_LOGIC;
  signal clock_throttling_average_net : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal gapping_demand_bready_net : STD_LOGIC;
  signal gapping_demand_bvalid_net : STD_LOGIC;
  signal gapping_demand_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gapping_demand_shutdown_request_ack_net : STD_LOGIC;
  signal gapping_demand_throttling_enabled_net : STD_LOGIC;
  signal gapping_demand_toggle_net : STD_LOGIC;
  signal power_down_net : STD_LOGIC;
  signal shutdown_request_latched_net : STD_LOGIC;
  signal startup_done_net : STD_LOGIC;
  signal NLW_axi_ic_ctrl_mgmt_top_M00_AXI_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 11 );
  signal NLW_axi_ic_ctrl_mgmt_top_M00_AXI_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 11 );
  signal NLW_axi_ic_ctrl_mgmt_top_M01_AXI_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 11 );
  signal NLW_axi_ic_ctrl_mgmt_top_M01_AXI_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 11 );
  signal NLW_axi_ic_ctrl_mgmt_top_M02_AXI_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal NLW_axi_ic_ctrl_mgmt_top_M02_AXI_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal NLW_axi_ic_ctrl_mgmt_top_M03_AXI_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 9 );
  signal NLW_axi_ic_ctrl_mgmt_top_M03_AXI_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 9 );
  signal NLW_axi_ic_ctrl_mgmt_top_M04_AXI_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 9 );
  signal NLW_axi_ic_ctrl_mgmt_top_M04_AXI_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 9 );
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of build_info : label is "shell_utils_build_info_v1_0_0,Vivado 2022.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk_ctrl : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK_CTRL CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk_ctrl : signal is "XIL_INTERFACENAME CLK.ACLK_CTRL, ASSOCIATED_BUSIF s_axi_ctrl_mgmt, ASSOCIATED_CLKEN CE, ASSOCIATED_RESET aresetn_ctrl:aresetn_ctrl_slr0:aresetn_ctrl_slr1:aresetn_ctrl_slr2:aresetn_ctrl_slr3, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of aclk_freerun : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK_FREERUN CLK";
  attribute X_INTERFACE_PARAMETER of aclk_freerun : signal is "XIL_INTERFACENAME CLK.ACLK_FREERUN, CLK_DOMAIN cd_freerun_ref_00, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of aclk_kernel_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK_KERNEL_00 CLK";
  attribute X_INTERFACE_PARAMETER of aclk_kernel_00 : signal is "XIL_INTERFACENAME CLK.ACLK_KERNEL_00, ASSOCIATED_RESET aresetn_kernel_00_slr0:aresetn_kernel_00_slr1:aresetn_kernel_00_slr2:aresetn_kernel_00_slr3, CLK_DOMAIN cd_aclk_kernel_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of aclk_kernel_01 : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK_KERNEL_01 CLK";
  attribute X_INTERFACE_PARAMETER of aclk_kernel_01 : signal is "XIL_INTERFACENAME CLK.ACLK_KERNEL_01, ASSOCIATED_RESET aresetn_kernel_01_slr0:aresetn_kernel_01_slr1:aresetn_kernel_01_slr2:aresetn_kernel_01_slr3, CLK_DOMAIN cd_aclk_kernel_01, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of aclk_pcie : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK_PCIE CLK";
  attribute X_INTERFACE_PARAMETER of aclk_pcie : signal is "XIL_INTERFACENAME CLK.ACLK_PCIE, ASSOCIATED_RESET aresetn_pcie:aresetn_pcie_slr0:aresetn_pcie_slr1:aresetn_pcie_slr2:aresetn_pcie_slr3, CLK_DOMAIN cd_pcie_user_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of aresetn_ctrl : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_CTRL RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl : signal is "XIL_INTERFACENAME RST.ARESETN_CTRL, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_pcie : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_PCIE RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie : signal is "XIL_INTERFACENAME RST.ARESETN_PCIE, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_CTRL_SLR0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr0 : signal is "XIL_INTERFACENAME RST.ARESETN_CTRL_SLR0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_CTRL_SLR1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr1 : signal is "XIL_INTERFACENAME RST.ARESETN_CTRL_SLR1, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_CTRL_SLR2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr2 : signal is "XIL_INTERFACENAME RST.ARESETN_CTRL_SLR2, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_CTRL_SLR3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr3 : signal is "XIL_INTERFACENAME RST.ARESETN_CTRL_SLR3, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_00_SLR0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr0 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_00_SLR0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_00_SLR1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr1 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_00_SLR1, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_00_SLR2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr2 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_00_SLR2, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_00_SLR3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr3 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_00_SLR3, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_01_SLR0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr0 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_01_SLR0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_01_SLR1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr1 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_01_SLR1, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_01_SLR2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr2 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_01_SLR2, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_KERNEL_01_SLR3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr3 : signal is "XIL_INTERFACENAME RST.ARESETN_KERNEL_01_SLR3, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_PCIE_SLR0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr0 : signal is "XIL_INTERFACENAME RST.ARESETN_PCIE_SLR0, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_PCIE_SLR1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr1 : signal is "XIL_INTERFACENAME RST.ARESETN_PCIE_SLR1, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_PCIE_SLR2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr2 : signal is "XIL_INTERFACENAME RST.ARESETN_PCIE_SLR2, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN_PCIE_SLR3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr3 : signal is "XIL_INTERFACENAME RST.ARESETN_PCIE_SLR3, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_ctrl_mgmt_araddr : signal is "XIL_INTERFACENAME s_axi_ctrl_mgmt, ADDR_WIDTH 24, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 1, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARPROT";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWPROT";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt BREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt BRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt BVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WSTRB";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WVALID";
begin
  aclk_kernel_00 <= \^aclk_kernel_00\;
  aclk_kernel_01 <= \^aclk_kernel_01\;
aclk_kernel_00_hierarchy: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_00_hierarchy_imp_S5ROMS
     port map (
      S_AXI_araddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_ARADDR(10 downto 0),
      S_AXI_arready => axi_ic_ctrl_mgmt_top_M00_AXI_ARREADY,
      S_AXI_arvalid => axi_ic_ctrl_mgmt_top_M00_AXI_ARVALID,
      S_AXI_awaddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_AWADDR(10 downto 0),
      S_AXI_awready => axi_ic_ctrl_mgmt_top_M00_AXI_AWREADY,
      S_AXI_awvalid => axi_ic_ctrl_mgmt_top_M00_AXI_AWVALID,
      S_AXI_bready => axi_ic_ctrl_mgmt_top_M00_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => axi_ic_ctrl_mgmt_top_M00_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_RDATA(31 downto 0),
      S_AXI_rready => axi_ic_ctrl_mgmt_top_M00_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => axi_ic_ctrl_mgmt_top_M00_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_WDATA(31 downto 0),
      S_AXI_wready => axi_ic_ctrl_mgmt_top_M00_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_ic_ctrl_mgmt_top_M00_AXI_WVALID,
      aclk_ctrl => aclk_ctrl,
      aclk_freerun => aclk_freerun,
      aclk_kernel_00 => \^aclk_kernel_00\,
      aclk_kernel_00_cont => aclk_kernel_00_cont_net,
      aresetn_ctrl => aresetn_ctrl,
      aresetn_kernel_00_slr0(0) => aresetn_kernel_00_slr0(0),
      aresetn_kernel_00_slr1(0) => aresetn_kernel_00_slr1(0),
      aresetn_kernel_00_slr2(0) => aresetn_kernel_00_slr2(0),
      aresetn_kernel_00_slr3(0) => aresetn_kernel_00_slr3(0),
      aresetn_pcie => aresetn_pcie,
      clock_program_done(0) => startup_done_net,
      gapping_demand_toggle(0) => gapping_demand_toggle_net,
      power_down => power_down_net,
      requested_gapping_demand_rate(7 downto 0) => gapping_demand_net(7 downto 0),
      shutdown_request_latch => shutdown_request_latched_net
    );
aclk_kernel_01_hierarchy: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aclk_kernel_01_hierarchy_imp_12CAO45
     port map (
      S_AXI_araddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_ARADDR(10 downto 0),
      S_AXI_arready => axi_ic_ctrl_mgmt_top_M01_AXI_ARREADY,
      S_AXI_arvalid => axi_ic_ctrl_mgmt_top_M01_AXI_ARVALID,
      S_AXI_awaddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_AWADDR(10 downto 0),
      S_AXI_awready => axi_ic_ctrl_mgmt_top_M01_AXI_AWREADY,
      S_AXI_awvalid => axi_ic_ctrl_mgmt_top_M01_AXI_AWVALID,
      S_AXI_bready => axi_ic_ctrl_mgmt_top_M01_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => axi_ic_ctrl_mgmt_top_M01_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_RDATA(31 downto 0),
      S_AXI_rready => axi_ic_ctrl_mgmt_top_M01_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => axi_ic_ctrl_mgmt_top_M01_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_WDATA(31 downto 0),
      S_AXI_wready => axi_ic_ctrl_mgmt_top_M01_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_ic_ctrl_mgmt_top_M01_AXI_WVALID,
      aclk_ctrl => aclk_ctrl,
      aclk_freerun => aclk_freerun,
      aclk_kernel_01 => \^aclk_kernel_01\,
      aclk_kernel_01_cont => aclk_kernel_01_cont_net,
      aresetn_ctrl => aresetn_ctrl,
      aresetn_kernel_01_slr0(0) => aresetn_kernel_01_slr0(0),
      aresetn_kernel_01_slr1(0) => aresetn_kernel_01_slr1(0),
      aresetn_kernel_01_slr2(0) => aresetn_kernel_01_slr2(0),
      aresetn_kernel_01_slr3(0) => aresetn_kernel_01_slr3(0),
      aresetn_pcie => aresetn_pcie,
      clock_program_done(0) => startup_done_net,
      gapping_demand_toggle(0) => gapping_demand_toggle_net,
      power_down => power_down_net,
      requested_gapping_demand_rate(7 downto 0) => gapping_demand_net(7 downto 0),
      shutdown_request_latch => shutdown_request_latched_net
    );
axi_ic_ctrl_mgmt_top: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_axi_ic_ctrl_mgmt_top_0
     port map (
      ACLK => aclk_ctrl,
      ARESETN => aresetn_ctrl,
      M00_ACLK => '0',
      M00_ARESETN => '0',
      M00_AXI_araddr(23 downto 11) => NLW_axi_ic_ctrl_mgmt_top_M00_AXI_araddr_UNCONNECTED(23 downto 11),
      M00_AXI_araddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_ARADDR(10 downto 0),
      M00_AXI_arready => axi_ic_ctrl_mgmt_top_M00_AXI_ARREADY,
      M00_AXI_arvalid => axi_ic_ctrl_mgmt_top_M00_AXI_ARVALID,
      M00_AXI_awaddr(23 downto 11) => NLW_axi_ic_ctrl_mgmt_top_M00_AXI_awaddr_UNCONNECTED(23 downto 11),
      M00_AXI_awaddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_AWADDR(10 downto 0),
      M00_AXI_awready => axi_ic_ctrl_mgmt_top_M00_AXI_AWREADY,
      M00_AXI_awvalid => axi_ic_ctrl_mgmt_top_M00_AXI_AWVALID,
      M00_AXI_bready => axi_ic_ctrl_mgmt_top_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => axi_ic_ctrl_mgmt_top_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready => axi_ic_ctrl_mgmt_top_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => axi_ic_ctrl_mgmt_top_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready => axi_ic_ctrl_mgmt_top_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => axi_ic_ctrl_mgmt_top_M00_AXI_WVALID,
      M01_ACLK => '0',
      M01_ARESETN => '0',
      M01_AXI_araddr(23 downto 11) => NLW_axi_ic_ctrl_mgmt_top_M01_AXI_araddr_UNCONNECTED(23 downto 11),
      M01_AXI_araddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_ARADDR(10 downto 0),
      M01_AXI_arready => axi_ic_ctrl_mgmt_top_M01_AXI_ARREADY,
      M01_AXI_arvalid => axi_ic_ctrl_mgmt_top_M01_AXI_ARVALID,
      M01_AXI_awaddr(23 downto 11) => NLW_axi_ic_ctrl_mgmt_top_M01_AXI_awaddr_UNCONNECTED(23 downto 11),
      M01_AXI_awaddr(10 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_AWADDR(10 downto 0),
      M01_AXI_awready => axi_ic_ctrl_mgmt_top_M01_AXI_AWREADY,
      M01_AXI_awvalid => axi_ic_ctrl_mgmt_top_M01_AXI_AWVALID,
      M01_AXI_bready => axi_ic_ctrl_mgmt_top_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => axi_ic_ctrl_mgmt_top_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => axi_ic_ctrl_mgmt_top_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => axi_ic_ctrl_mgmt_top_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => axi_ic_ctrl_mgmt_top_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => axi_ic_ctrl_mgmt_top_M01_AXI_WVALID,
      M02_ACLK => '0',
      M02_ARESETN => '0',
      M02_AXI_araddr(23 downto 5) => NLW_axi_ic_ctrl_mgmt_top_M02_AXI_araddr_UNCONNECTED(23 downto 5),
      M02_AXI_araddr(4 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_ARADDR(4 downto 0),
      M02_AXI_arready => axi_ic_ctrl_mgmt_top_M02_AXI_ARREADY,
      M02_AXI_arvalid => axi_ic_ctrl_mgmt_top_M02_AXI_ARVALID,
      M02_AXI_awaddr(23 downto 5) => NLW_axi_ic_ctrl_mgmt_top_M02_AXI_awaddr_UNCONNECTED(23 downto 5),
      M02_AXI_awaddr(4 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_AWADDR(4 downto 0),
      M02_AXI_awready => axi_ic_ctrl_mgmt_top_M02_AXI_AWREADY,
      M02_AXI_awvalid => axi_ic_ctrl_mgmt_top_M02_AXI_AWVALID,
      M02_AXI_bready => axi_ic_ctrl_mgmt_top_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => axi_ic_ctrl_mgmt_top_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => axi_ic_ctrl_mgmt_top_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => axi_ic_ctrl_mgmt_top_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => axi_ic_ctrl_mgmt_top_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => axi_ic_ctrl_mgmt_top_M02_AXI_WVALID,
      M03_ACLK => '0',
      M03_ARESETN => '0',
      M03_AXI_araddr(23 downto 9) => NLW_axi_ic_ctrl_mgmt_top_M03_AXI_araddr_UNCONNECTED(23 downto 9),
      M03_AXI_araddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_ARADDR(8 downto 0),
      M03_AXI_arready => axi_ic_ctrl_mgmt_top_M03_AXI_ARREADY,
      M03_AXI_arvalid => axi_ic_ctrl_mgmt_top_M03_AXI_ARVALID,
      M03_AXI_awaddr(23 downto 9) => NLW_axi_ic_ctrl_mgmt_top_M03_AXI_awaddr_UNCONNECTED(23 downto 9),
      M03_AXI_awaddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_AWADDR(8 downto 0),
      M03_AXI_awready => axi_ic_ctrl_mgmt_top_M03_AXI_AWREADY,
      M03_AXI_awvalid => axi_ic_ctrl_mgmt_top_M03_AXI_AWVALID,
      M03_AXI_bready => gapping_demand_bready_net,
      M03_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => gapping_demand_bvalid_net,
      M03_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => axi_ic_ctrl_mgmt_top_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => axi_ic_ctrl_mgmt_top_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => axi_ic_ctrl_mgmt_top_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => axi_ic_ctrl_mgmt_top_M03_AXI_WVALID,
      M04_ACLK => '0',
      M04_ARESETN => '0',
      M04_AXI_araddr(23 downto 9) => NLW_axi_ic_ctrl_mgmt_top_M04_AXI_araddr_UNCONNECTED(23 downto 9),
      M04_AXI_araddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_ARADDR(8 downto 0),
      M04_AXI_arready => axi_ic_ctrl_mgmt_top_M04_AXI_ARREADY,
      M04_AXI_arvalid => axi_ic_ctrl_mgmt_top_M04_AXI_ARVALID,
      M04_AXI_awaddr(23 downto 9) => NLW_axi_ic_ctrl_mgmt_top_M04_AXI_awaddr_UNCONNECTED(23 downto 9),
      M04_AXI_awaddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_AWADDR(8 downto 0),
      M04_AXI_awready => axi_ic_ctrl_mgmt_top_M04_AXI_AWREADY,
      M04_AXI_awvalid => axi_ic_ctrl_mgmt_top_M04_AXI_AWVALID,
      M04_AXI_bready => axi_ic_ctrl_mgmt_top_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => axi_ic_ctrl_mgmt_top_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => axi_ic_ctrl_mgmt_top_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => axi_ic_ctrl_mgmt_top_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => axi_ic_ctrl_mgmt_top_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => axi_ic_ctrl_mgmt_top_M04_AXI_WVALID,
      M05_ACLK => '0',
      M05_ARESETN => '0',
      M05_AXI_araddr(23 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARADDR(23 downto 0),
      M05_AXI_arprot(2 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARREADY,
      M05_AXI_arvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARVALID,
      M05_AXI_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWADDR(23 downto 0),
      M05_AXI_awprot(2 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWREADY,
      M05_AXI_awvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWVALID,
      M05_AXI_bready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_WVALID,
      S00_ACLK => '0',
      S00_ARESETN => '0',
      S00_AXI_araddr(23 downto 0) => s_axi_ctrl_mgmt_araddr(23 downto 0),
      S00_AXI_arprot(2 downto 0) => s_axi_ctrl_mgmt_arprot(2 downto 0),
      S00_AXI_arready(0) => s_axi_ctrl_mgmt_arready(0),
      S00_AXI_arvalid(0) => s_axi_ctrl_mgmt_arvalid(0),
      S00_AXI_awaddr(23 downto 0) => s_axi_ctrl_mgmt_awaddr(23 downto 0),
      S00_AXI_awprot(2 downto 0) => s_axi_ctrl_mgmt_awprot(2 downto 0),
      S00_AXI_awready(0) => s_axi_ctrl_mgmt_awready(0),
      S00_AXI_awvalid(0) => s_axi_ctrl_mgmt_awvalid(0),
      S00_AXI_bready(0) => s_axi_ctrl_mgmt_bready(0),
      S00_AXI_bresp(1 downto 0) => s_axi_ctrl_mgmt_bresp(1 downto 0),
      S00_AXI_bvalid(0) => s_axi_ctrl_mgmt_bvalid(0),
      S00_AXI_rdata(31 downto 0) => s_axi_ctrl_mgmt_rdata(31 downto 0),
      S00_AXI_rready(0) => s_axi_ctrl_mgmt_rready(0),
      S00_AXI_rresp(1 downto 0) => s_axi_ctrl_mgmt_rresp(1 downto 0),
      S00_AXI_rvalid(0) => s_axi_ctrl_mgmt_rvalid(0),
      S00_AXI_wdata(31 downto 0) => s_axi_ctrl_mgmt_wdata(31 downto 0),
      S00_AXI_wready(0) => s_axi_ctrl_mgmt_wready(0),
      S00_AXI_wstrb(3 downto 0) => s_axi_ctrl_mgmt_wstrb(3 downto 0),
      S00_AXI_wvalid(0) => s_axi_ctrl_mgmt_wvalid(0)
    );
build_info: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361_build_info_0
     port map (
      S_AXI_ACLK => aclk_ctrl,
      S_AXI_ARADDR(4 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_ARADDR(4 downto 0),
      S_AXI_ARESETN => aresetn_ctrl,
      S_AXI_ARREADY => axi_ic_ctrl_mgmt_top_M02_AXI_ARREADY,
      S_AXI_ARVALID => axi_ic_ctrl_mgmt_top_M02_AXI_ARVALID,
      S_AXI_AWADDR(4 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_AWADDR(4 downto 0),
      S_AXI_AWREADY => axi_ic_ctrl_mgmt_top_M02_AXI_AWREADY,
      S_AXI_AWVALID => axi_ic_ctrl_mgmt_top_M02_AXI_AWVALID,
      S_AXI_BREADY => axi_ic_ctrl_mgmt_top_M02_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_ic_ctrl_mgmt_top_M02_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_ic_ctrl_mgmt_top_M02_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_ic_ctrl_mgmt_top_M02_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_ic_ctrl_mgmt_top_M02_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_ic_ctrl_mgmt_top_M02_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_ic_ctrl_mgmt_top_M02_AXI_WVALID
    );
fanout_aresetn_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_ctrl_imp_IAX5PU
     port map (
      aclk_ctrl => aclk_ctrl,
      aresetn_ctrl => aresetn_ctrl,
      aresetn_ctrl_slr0(0) => aresetn_ctrl_slr0(0),
      aresetn_ctrl_slr1(0) => aresetn_ctrl_slr1(0),
      aresetn_ctrl_slr2(0) => aresetn_ctrl_slr2(0),
      aresetn_ctrl_slr3(0) => aresetn_ctrl_slr3(0)
    );
fanout_aresetn_pcie: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fanout_aresetn_pcie_imp_105HDDA
     port map (
      aclk_pcie => aclk_pcie,
      aresetn_pcie => aresetn_pcie,
      aresetn_pcie_slr0(0) => aresetn_pcie_slr0(0),
      aresetn_pcie_slr1(0) => aresetn_pcie_slr1(0),
      aresetn_pcie_slr2(0) => aresetn_pcie_slr2(0),
      aresetn_pcie_slr3(0) => aresetn_pcie_slr3(0)
    );
frequency_counters: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_frequency_counters_imp_BQDAM6
     port map (
      S_AXI_araddr(23 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARADDR(23 downto 0),
      S_AXI_arprot(2 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARPROT(2 downto 0),
      S_AXI_arready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARREADY,
      S_AXI_arvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_ARVALID,
      S_AXI_awaddr(23 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWADDR(23 downto 0),
      S_AXI_awprot(2 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWPROT(2 downto 0),
      S_AXI_awready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWREADY,
      S_AXI_awvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_AWVALID,
      S_AXI_bready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_BRESP(1 downto 0),
      S_AXI_bvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_RDATA(31 downto 0),
      S_AXI_rready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_RRESP(1 downto 0),
      S_AXI_rvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_WDATA(31 downto 0),
      S_AXI_wready(0) => axi_ic_ctrl_mgmt_top_M05_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M05_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => axi_ic_ctrl_mgmt_top_M05_AXI_WVALID,
      aclk_ctrl => aclk_ctrl,
      aclk_freerun => aclk_freerun,
      aclk_kernel_00 => \^aclk_kernel_00\,
      aclk_kernel_00_cont => aclk_kernel_00_cont_net,
      aclk_kernel_01 => \^aclk_kernel_01\,
      aclk_kernel_01_cont => aclk_kernel_01_cont_net,
      aclk_pcie => aclk_pcie,
      aresetn_ctrl => aresetn_ctrl
    );
gapping_demand: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gapping_demand_imp_F6TB9W
     port map (
      S_AXI_araddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_ARADDR(8 downto 0),
      S_AXI_arready => axi_ic_ctrl_mgmt_top_M03_AXI_ARREADY,
      S_AXI_arvalid => axi_ic_ctrl_mgmt_top_M03_AXI_ARVALID,
      S_AXI_awaddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_AWADDR(8 downto 0),
      S_AXI_awready => axi_ic_ctrl_mgmt_top_M03_AXI_AWREADY,
      S_AXI_awvalid => axi_ic_ctrl_mgmt_top_M03_AXI_AWVALID,
      S_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_BRESP(1 downto 0),
      S_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_RDATA(31 downto 0),
      S_AXI_rready => axi_ic_ctrl_mgmt_top_M03_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => axi_ic_ctrl_mgmt_top_M03_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_WDATA(31 downto 0),
      S_AXI_wready => axi_ic_ctrl_mgmt_top_M03_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M03_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_ic_ctrl_mgmt_top_M03_AXI_WVALID,
      aclk_ctrl => aclk_ctrl,
      aresetn_ctrl => aresetn_ctrl,
      clock_throttling_average(13 downto 0) => clock_throttling_average_net(13 downto 0),
      gapping_demand_toggle(0) => gapping_demand_toggle_net,
      requested_gapping_demand_rate(7 downto 0) => gapping_demand_net(7 downto 0),
      s_axi_bready => gapping_demand_bready_net,
      s_axi_bvalid => gapping_demand_bvalid_net,
      shutdown_request_ack(0) => gapping_demand_shutdown_request_ack_net,
      shutdown_request_latch => shutdown_request_latched_net,
      throttling_enabled(0) => gapping_demand_throttling_enabled_net
    );
ucs_control_status: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ucs_control_status_imp_1GKYAWY
     port map (
      S_AXI_araddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_ARADDR(8 downto 0),
      S_AXI_arready => axi_ic_ctrl_mgmt_top_M04_AXI_ARREADY,
      S_AXI_arvalid => axi_ic_ctrl_mgmt_top_M04_AXI_ARVALID,
      S_AXI_awaddr(8 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_AWADDR(8 downto 0),
      S_AXI_awready => axi_ic_ctrl_mgmt_top_M04_AXI_AWREADY,
      S_AXI_awvalid => axi_ic_ctrl_mgmt_top_M04_AXI_AWVALID,
      S_AXI_bready => axi_ic_ctrl_mgmt_top_M04_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => axi_ic_ctrl_mgmt_top_M04_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_RDATA(31 downto 0),
      S_AXI_rready => axi_ic_ctrl_mgmt_top_M04_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => axi_ic_ctrl_mgmt_top_M04_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_WDATA(31 downto 0),
      S_AXI_wready => axi_ic_ctrl_mgmt_top_M04_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_ic_ctrl_mgmt_top_M04_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_ic_ctrl_mgmt_top_M04_AXI_WVALID,
      aclk_ctrl => aclk_ctrl,
      aresetn_ctrl => aresetn_ctrl,
      clock_program_done(0) => startup_done_net,
      clock_throttling_average(13 downto 0) => clock_throttling_average_net(13 downto 0),
      power_down => power_down_net,
      shutdown_clocks => shutdown_clocks,
      shutdown_request_ack => gapping_demand_shutdown_request_ack_net,
      shutdown_request_latch => shutdown_request_latched_net,
      throttling_enabled => gapping_demand_throttling_enabled_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk_freerun : in STD_LOGIC;
    aclk_ctrl : in STD_LOGIC;
    aclk_pcie : in STD_LOGIC;
    aclk_kernel_00 : out STD_LOGIC;
    aclk_kernel_01 : out STD_LOGIC;
    aresetn_ctrl : in STD_LOGIC;
    aresetn_pcie : in STD_LOGIC;
    aresetn_ctrl_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_ctrl_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_pcie_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_00_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_kernel_01_slr3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shutdown_clocks : in STD_LOGIC;
    s_axi_ctrl_mgmt_awaddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_ctrl_mgmt_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_mgmt_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_mgmt_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_mgmt_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_mgmt_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_araddr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_ctrl_mgmt_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_mgmt_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_mgmt_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_mgmt_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_mgmt_rready : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ulp_ss_ucs_0,bd_1361,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_1361,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "ulp_ss_ucs_0.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk_ctrl : signal is "xilinx.com:signal:clock:1.0 CLK.aclk_ctrl CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk_ctrl : signal is "XIL_INTERFACENAME CLK.aclk_ctrl, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, ASSOCIATED_BUSIF s_axi_ctrl_mgmt, ASSOCIATED_RESET aresetn_ctrl:aresetn_ctrl_slr0:aresetn_ctrl_slr1:aresetn_ctrl_slr2:aresetn_ctrl_slr3, INSERT_VIP 0, ASSOCIATED_CLKEN CE";
  attribute X_INTERFACE_INFO of aclk_freerun : signal is "xilinx.com:signal:clock:1.0 CLK.aclk_freerun CLK";
  attribute X_INTERFACE_PARAMETER of aclk_freerun : signal is "XIL_INTERFACENAME CLK.aclk_freerun, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_freerun_ref_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aclk_kernel_00 : signal is "xilinx.com:signal:clock:1.0 CLK.aclk_kernel_00 CLK";
  attribute X_INTERFACE_PARAMETER of aclk_kernel_00 : signal is "XIL_INTERFACENAME CLK.aclk_kernel_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, ASSOCIATED_RESET aresetn_kernel_00_slr0:aresetn_kernel_00_slr1:aresetn_kernel_00_slr2:aresetn_kernel_00_slr3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aclk_kernel_01 : signal is "xilinx.com:signal:clock:1.0 CLK.aclk_kernel_01 CLK";
  attribute X_INTERFACE_PARAMETER of aclk_kernel_01 : signal is "XIL_INTERFACENAME CLK.aclk_kernel_01, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_01, ASSOCIATED_RESET aresetn_kernel_01_slr0:aresetn_kernel_01_slr1:aresetn_kernel_01_slr2:aresetn_kernel_01_slr3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aclk_pcie : signal is "xilinx.com:signal:clock:1.0 CLK.aclk_pcie CLK";
  attribute X_INTERFACE_PARAMETER of aclk_pcie : signal is "XIL_INTERFACENAME CLK.aclk_pcie, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_user_00, ASSOCIATED_RESET aresetn_pcie:aresetn_pcie_slr0:aresetn_pcie_slr1:aresetn_pcie_slr2:aresetn_pcie_slr3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_ctrl : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_ctrl RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl : signal is "XIL_INTERFACENAME RST.aresetn_ctrl, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_pcie : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_pcie RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie : signal is "XIL_INTERFACENAME RST.aresetn_pcie, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_ctrl_slr0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr0 : signal is "XIL_INTERFACENAME RST.aresetn_ctrl_slr0, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_ctrl_slr1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr1 : signal is "XIL_INTERFACENAME RST.aresetn_ctrl_slr1, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_ctrl_slr2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr2 : signal is "XIL_INTERFACENAME RST.aresetn_ctrl_slr2, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_ctrl_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_ctrl_slr3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_ctrl_slr3 : signal is "XIL_INTERFACENAME RST.aresetn_ctrl_slr3, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_00_slr0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr0 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_00_slr0, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_00_slr1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr1 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_00_slr1, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_00_slr2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr2 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_00_slr2, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_00_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_00_slr3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_00_slr3 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_00_slr3, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_01_slr0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr0 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_01_slr0, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_01_slr1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr1 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_01_slr1, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_01_slr2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr2 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_01_slr2, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_kernel_01_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_kernel_01_slr3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_kernel_01_slr3 : signal is "XIL_INTERFACENAME RST.aresetn_kernel_01_slr3, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr0 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_pcie_slr0 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr0 : signal is "XIL_INTERFACENAME RST.aresetn_pcie_slr0, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr1 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_pcie_slr1 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr1 : signal is "XIL_INTERFACENAME RST.aresetn_pcie_slr1, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr2 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_pcie_slr2 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr2 : signal is "XIL_INTERFACENAME RST.aresetn_pcie_slr2, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn_pcie_slr3 : signal is "xilinx.com:signal:reset:1.0 RST.aresetn_pcie_slr3 RST";
  attribute X_INTERFACE_PARAMETER of aresetn_pcie_slr3 : signal is "XIL_INTERFACENAME RST.aresetn_pcie_slr3, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARPROT";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt ARVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWPROT";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt AWVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt BREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt BRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt BVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_ctrl_mgmt_rready : signal is "XIL_INTERFACENAME s_axi_ctrl_mgmt, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 24, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 1";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt RVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WSTRB";
  attribute X_INTERFACE_INFO of s_axi_ctrl_mgmt_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl_mgmt WVALID";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_1361
     port map (
      aclk_ctrl => aclk_ctrl,
      aclk_freerun => aclk_freerun,
      aclk_kernel_00 => aclk_kernel_00,
      aclk_kernel_01 => aclk_kernel_01,
      aclk_pcie => aclk_pcie,
      aresetn_ctrl => aresetn_ctrl,
      aresetn_ctrl_slr0(0) => aresetn_ctrl_slr0(0),
      aresetn_ctrl_slr1(0) => aresetn_ctrl_slr1(0),
      aresetn_ctrl_slr2(0) => aresetn_ctrl_slr2(0),
      aresetn_ctrl_slr3(0) => aresetn_ctrl_slr3(0),
      aresetn_kernel_00_slr0(0) => aresetn_kernel_00_slr0(0),
      aresetn_kernel_00_slr1(0) => aresetn_kernel_00_slr1(0),
      aresetn_kernel_00_slr2(0) => aresetn_kernel_00_slr2(0),
      aresetn_kernel_00_slr3(0) => aresetn_kernel_00_slr3(0),
      aresetn_kernel_01_slr0(0) => aresetn_kernel_01_slr0(0),
      aresetn_kernel_01_slr1(0) => aresetn_kernel_01_slr1(0),
      aresetn_kernel_01_slr2(0) => aresetn_kernel_01_slr2(0),
      aresetn_kernel_01_slr3(0) => aresetn_kernel_01_slr3(0),
      aresetn_pcie => aresetn_pcie,
      aresetn_pcie_slr0(0) => aresetn_pcie_slr0(0),
      aresetn_pcie_slr1(0) => aresetn_pcie_slr1(0),
      aresetn_pcie_slr2(0) => aresetn_pcie_slr2(0),
      aresetn_pcie_slr3(0) => aresetn_pcie_slr3(0),
      s_axi_ctrl_mgmt_araddr(23 downto 0) => s_axi_ctrl_mgmt_araddr(23 downto 0),
      s_axi_ctrl_mgmt_arprot(2 downto 0) => s_axi_ctrl_mgmt_arprot(2 downto 0),
      s_axi_ctrl_mgmt_arready(0) => s_axi_ctrl_mgmt_arready(0),
      s_axi_ctrl_mgmt_arvalid(0) => s_axi_ctrl_mgmt_arvalid(0),
      s_axi_ctrl_mgmt_awaddr(23 downto 0) => s_axi_ctrl_mgmt_awaddr(23 downto 0),
      s_axi_ctrl_mgmt_awprot(2 downto 0) => s_axi_ctrl_mgmt_awprot(2 downto 0),
      s_axi_ctrl_mgmt_awready(0) => s_axi_ctrl_mgmt_awready(0),
      s_axi_ctrl_mgmt_awvalid(0) => s_axi_ctrl_mgmt_awvalid(0),
      s_axi_ctrl_mgmt_bready(0) => s_axi_ctrl_mgmt_bready(0),
      s_axi_ctrl_mgmt_bresp(1 downto 0) => s_axi_ctrl_mgmt_bresp(1 downto 0),
      s_axi_ctrl_mgmt_bvalid(0) => s_axi_ctrl_mgmt_bvalid(0),
      s_axi_ctrl_mgmt_rdata(31 downto 0) => s_axi_ctrl_mgmt_rdata(31 downto 0),
      s_axi_ctrl_mgmt_rready(0) => s_axi_ctrl_mgmt_rready(0),
      s_axi_ctrl_mgmt_rresp(1 downto 0) => s_axi_ctrl_mgmt_rresp(1 downto 0),
      s_axi_ctrl_mgmt_rvalid(0) => s_axi_ctrl_mgmt_rvalid(0),
      s_axi_ctrl_mgmt_wdata(31 downto 0) => s_axi_ctrl_mgmt_wdata(31 downto 0),
      s_axi_ctrl_mgmt_wready(0) => s_axi_ctrl_mgmt_wready(0),
      s_axi_ctrl_mgmt_wstrb(3 downto 0) => s_axi_ctrl_mgmt_wstrb(3 downto 0),
      s_axi_ctrl_mgmt_wvalid(0) => s_axi_ctrl_mgmt_wvalid(0),
      shutdown_clocks => shutdown_clocks
    );
end STRUCTURE;
