$date
	Mon Aug 18 19:38:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 11 " bitstream [10:0] $end
$var reg 1 # clk $end
$var reg 1 $ din $end
$var reg 1 % rst $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ din $end
$var wire 1 % rst $end
$var reg 2 ' state_next [1:0] $end
$var reg 2 ( state_present [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
bx &
1%
0$
0#
b11011011101 "
x!
$end
#5000
0!
b0 (
1#
#10000
0#
#15000
1#
#20000
b1 '
0#
1$
b1010 &
0%
#25000
b10 '
b1 (
1#
#30000
0#
b1001 &
#35000
b10 (
1#
#40000
b11 '
0#
0$
b1000 &
#45000
b0 '
b11 (
1#
#50000
b1 '
0#
1$
b111 &
#55000
b10 '
1!
b1 (
1#
#60000
0#
b110 &
#65000
0!
b10 (
1#
#70000
b11 '
0#
0$
b101 &
#75000
b0 '
b11 (
1#
#80000
b1 '
0#
1$
b100 &
#85000
b10 '
1!
b1 (
1#
#90000
0#
b11 &
#95000
0!
b10 (
1#
#100000
0#
b10 &
#105000
1#
#110000
b11 '
0#
0$
b1 &
#115000
b0 '
b11 (
1#
#120000
b1 '
0#
1$
b0 &
#125000
b10 '
1!
b1 (
1#
#130000
0#
b11111111111111111111111111111111 &
#135000
0!
b10 (
1#
#140000
0#
#145000
1#
#150000
0#
