ARM GAS  /tmp/ccZE7LW8.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccZE7LW8.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  59:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim3;
  60:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim4;
  61:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  62:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  63:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart2;
  64:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  65:Core/Src/stm32f1xx_it.c **** 
  66:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  67:Core/Src/stm32f1xx_it.c **** 
  68:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  69:Core/Src/stm32f1xx_it.c **** 
  70:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  72:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  73:Core/Src/stm32f1xx_it.c **** /**
  74:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  75:Core/Src/stm32f1xx_it.c ****   */
  76:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  77:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 77 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32f1xx_it.c **** 
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  81:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32f1xx_it.c ****   while (1)
ARM GAS  /tmp/ccZE7LW8.s 			page 3


  34              		.loc 1 82 3 discriminator 1 view .LVU1
  83:Core/Src/stm32f1xx_it.c ****   {
  84:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 84 3 discriminator 1 view .LVU2
  82:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 82 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB66:
  85:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  86:Core/Src/stm32f1xx_it.c **** }
  87:Core/Src/stm32f1xx_it.c **** 
  88:Core/Src/stm32f1xx_it.c **** /**
  89:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  90:Core/Src/stm32f1xx_it.c ****   */
  91:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  92:Core/Src/stm32f1xx_it.c **** {
  51              		.loc 1 92 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  93:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c **** 
  95:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****   while (1)
  58              		.loc 1 96 3 discriminator 1 view .LVU5
  97:Core/Src/stm32f1xx_it.c ****   {
  98:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  99:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f1xx_it.c ****   }
  59              		.loc 1 100 3 discriminator 1 view .LVU6
  96:Core/Src/stm32f1xx_it.c ****   {
  60              		.loc 1 96 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE66:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	MemManage_Handler:
  74              	.LFB67:
ARM GAS  /tmp/ccZE7LW8.s 			page 4


 101:Core/Src/stm32f1xx_it.c **** }
 102:Core/Src/stm32f1xx_it.c **** 
 103:Core/Src/stm32f1xx_it.c **** /**
 104:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 105:Core/Src/stm32f1xx_it.c ****   */
 106:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 107:Core/Src/stm32f1xx_it.c **** {
  75              		.loc 1 107 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 108:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c **** 
 110:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****   while (1)
  82              		.loc 1 111 3 discriminator 1 view .LVU9
 112:Core/Src/stm32f1xx_it.c ****   {
 113:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 114:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f1xx_it.c ****   }
  83              		.loc 1 115 3 discriminator 1 view .LVU10
 111:Core/Src/stm32f1xx_it.c ****   {
  84              		.loc 1 111 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE67:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	BusFault_Handler:
  98              	.LFB68:
 116:Core/Src/stm32f1xx_it.c **** }
 117:Core/Src/stm32f1xx_it.c **** 
 118:Core/Src/stm32f1xx_it.c **** /**
 119:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 120:Core/Src/stm32f1xx_it.c ****   */
 121:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 122:Core/Src/stm32f1xx_it.c **** {
  99              		.loc 1 122 1 view -0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.L8:
 123:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c **** 
 125:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   while (1)
 106              		.loc 1 126 3 discriminator 1 view .LVU13
ARM GAS  /tmp/ccZE7LW8.s 			page 5


 127:Core/Src/stm32f1xx_it.c ****   {
 128:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 129:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 130:Core/Src/stm32f1xx_it.c ****   }
 107              		.loc 1 130 3 discriminator 1 view .LVU14
 126:Core/Src/stm32f1xx_it.c ****   {
 108              		.loc 1 126 9 discriminator 1 view .LVU15
 109 0000 FEE7     		b	.L8
 110              		.cfi_endproc
 111              	.LFE68:
 113              		.section	.text.UsageFault_Handler,"ax",%progbits
 114              		.align	1
 115              		.global	UsageFault_Handler
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	UsageFault_Handler:
 122              	.LFB69:
 131:Core/Src/stm32f1xx_it.c **** }
 132:Core/Src/stm32f1xx_it.c **** 
 133:Core/Src/stm32f1xx_it.c **** /**
 134:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 135:Core/Src/stm32f1xx_it.c ****   */
 136:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 137:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 137 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.L10:
 138:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c **** 
 140:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 141:Core/Src/stm32f1xx_it.c ****   while (1)
 130              		.loc 1 141 3 discriminator 1 view .LVU17
 142:Core/Src/stm32f1xx_it.c ****   {
 143:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 144:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 145:Core/Src/stm32f1xx_it.c ****   }
 131              		.loc 1 145 3 discriminator 1 view .LVU18
 141:Core/Src/stm32f1xx_it.c ****   {
 132              		.loc 1 141 9 discriminator 1 view .LVU19
 133 0000 FEE7     		b	.L10
 134              		.cfi_endproc
 135              	.LFE69:
 137              		.section	.text.DebugMon_Handler,"ax",%progbits
 138              		.align	1
 139              		.global	DebugMon_Handler
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	DebugMon_Handler:
 146              	.LFB70:
ARM GAS  /tmp/ccZE7LW8.s 			page 6


 146:Core/Src/stm32f1xx_it.c **** }
 147:Core/Src/stm32f1xx_it.c **** 
 148:Core/Src/stm32f1xx_it.c **** /**
 149:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 150:Core/Src/stm32f1xx_it.c ****   */
 151:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 152:Core/Src/stm32f1xx_it.c **** {
 147              		.loc 1 152 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 154:Core/Src/stm32f1xx_it.c **** 
 155:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 156:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 157:Core/Src/stm32f1xx_it.c **** 
 158:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 159:Core/Src/stm32f1xx_it.c **** }
 152              		.loc 1 159 1 view .LVU21
 153 0000 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE70:
 157              		.section	.text.DMA1_Channel6_IRQHandler,"ax",%progbits
 158              		.align	1
 159              		.global	DMA1_Channel6_IRQHandler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu softvfp
 165              	DMA1_Channel6_IRQHandler:
 166              	.LFB71:
 160:Core/Src/stm32f1xx_it.c **** 
 161:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 162:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 163:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 164:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 165:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 166:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 167:Core/Src/stm32f1xx_it.c **** 
 168:Core/Src/stm32f1xx_it.c **** /**
 169:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel6 global interrupt.
 170:Core/Src/stm32f1xx_it.c ****   */
 171:Core/Src/stm32f1xx_it.c **** void DMA1_Channel6_IRQHandler(void)
 172:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 172 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 08B5     		push	{r3, lr}
 172              	.LCFI0:
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 3, -8
 175              		.cfi_offset 14, -4
 173:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
 174:Core/Src/stm32f1xx_it.c **** 
 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel6_IRQn 0 */
ARM GAS  /tmp/ccZE7LW8.s 			page 7


 176:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_rx);
 176              		.loc 1 176 3 view .LVU23
 177 0002 0248     		ldr	r0, .L14
 178 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 179              	.LVL0:
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** 
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel6_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** }
 180              		.loc 1 180 1 is_stmt 0 view .LVU24
 181 0008 08BD     		pop	{r3, pc}
 182              	.L15:
 183 000a 00BF     		.align	2
 184              	.L14:
 185 000c 00000000 		.word	hdma_usart2_rx
 186              		.cfi_endproc
 187              	.LFE71:
 189              		.section	.text.DMA1_Channel7_IRQHandler,"ax",%progbits
 190              		.align	1
 191              		.global	DMA1_Channel7_IRQHandler
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 195              		.fpu softvfp
 197              	DMA1_Channel7_IRQHandler:
 198              	.LFB72:
 181:Core/Src/stm32f1xx_it.c **** 
 182:Core/Src/stm32f1xx_it.c **** /**
 183:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel7 global interrupt.
 184:Core/Src/stm32f1xx_it.c ****   */
 185:Core/Src/stm32f1xx_it.c **** void DMA1_Channel7_IRQHandler(void)
 186:Core/Src/stm32f1xx_it.c **** {
 199              		.loc 1 186 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203 0000 08B5     		push	{r3, lr}
 204              	.LCFI1:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 3, -8
 207              		.cfi_offset 14, -4
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
 188:Core/Src/stm32f1xx_it.c **** 
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_tx);
 208              		.loc 1 190 3 view .LVU26
 209 0002 0248     		ldr	r0, .L18
 210 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 211              	.LVL1:
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
 192:Core/Src/stm32f1xx_it.c **** 
 193:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel7_IRQn 1 */
 194:Core/Src/stm32f1xx_it.c **** }
 212              		.loc 1 194 1 is_stmt 0 view .LVU27
 213 0008 08BD     		pop	{r3, pc}
 214              	.L19:
 215 000a 00BF     		.align	2
ARM GAS  /tmp/ccZE7LW8.s 			page 8


 216              	.L18:
 217 000c 00000000 		.word	hdma_usart2_tx
 218              		.cfi_endproc
 219              	.LFE72:
 221              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 222              		.align	1
 223              		.global	TIM1_UP_IRQHandler
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu softvfp
 229              	TIM1_UP_IRQHandler:
 230              	.LFB73:
 195:Core/Src/stm32f1xx_it.c **** 
 196:Core/Src/stm32f1xx_it.c **** /**
 197:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 update interrupt.
 198:Core/Src/stm32f1xx_it.c ****   */
 199:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 200:Core/Src/stm32f1xx_it.c **** {
 231              		.loc 1 200 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 08B5     		push	{r3, lr}
 236              	.LCFI2:
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 3, -8
 239              		.cfi_offset 14, -4
 201:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 202:Core/Src/stm32f1xx_it.c **** 
 203:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 0 */
 204:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 240              		.loc 1 204 3 view .LVU29
 241 0002 0248     		ldr	r0, .L22
 242 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 243              	.LVL2:
 205:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 1 */
 206:Core/Src/stm32f1xx_it.c **** 
 207:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 1 */
 208:Core/Src/stm32f1xx_it.c **** }
 244              		.loc 1 208 1 is_stmt 0 view .LVU30
 245 0008 08BD     		pop	{r3, pc}
 246              	.L23:
 247 000a 00BF     		.align	2
 248              	.L22:
 249 000c 00000000 		.word	htim1
 250              		.cfi_endproc
 251              	.LFE73:
 253              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 254              		.align	1
 255              		.global	TIM2_IRQHandler
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu softvfp
 261              	TIM2_IRQHandler:
 262              	.LFB74:
ARM GAS  /tmp/ccZE7LW8.s 			page 9


 209:Core/Src/stm32f1xx_it.c **** 
 210:Core/Src/stm32f1xx_it.c **** /**
 211:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 212:Core/Src/stm32f1xx_it.c ****   */
 213:Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 214:Core/Src/stm32f1xx_it.c **** {
 263              		.loc 1 214 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 08B5     		push	{r3, lr}
 268              	.LCFI3:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 3, -8
 271              		.cfi_offset 14, -4
 215:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 216:Core/Src/stm32f1xx_it.c **** 
 217:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 218:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 272              		.loc 1 218 3 view .LVU32
 273 0002 0248     		ldr	r0, .L26
 274 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 275              	.LVL3:
 219:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 220:Core/Src/stm32f1xx_it.c **** 
 221:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 222:Core/Src/stm32f1xx_it.c **** }
 276              		.loc 1 222 1 is_stmt 0 view .LVU33
 277 0008 08BD     		pop	{r3, pc}
 278              	.L27:
 279 000a 00BF     		.align	2
 280              	.L26:
 281 000c 00000000 		.word	htim2
 282              		.cfi_endproc
 283              	.LFE74:
 285              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 286              		.align	1
 287              		.global	TIM3_IRQHandler
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu softvfp
 293              	TIM3_IRQHandler:
 294              	.LFB75:
 223:Core/Src/stm32f1xx_it.c **** 
 224:Core/Src/stm32f1xx_it.c **** /**
 225:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM3 global interrupt.
 226:Core/Src/stm32f1xx_it.c ****   */
 227:Core/Src/stm32f1xx_it.c **** void TIM3_IRQHandler(void)
 228:Core/Src/stm32f1xx_it.c **** {
 295              		.loc 1 228 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 08B5     		push	{r3, lr}
 300              	.LCFI4:
 301              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccZE7LW8.s 			page 10


 302              		.cfi_offset 3, -8
 303              		.cfi_offset 14, -4
 229:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 0 */
 230:Core/Src/stm32f1xx_it.c **** 
 231:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 0 */
 232:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim3);
 304              		.loc 1 232 3 view .LVU35
 305 0002 0248     		ldr	r0, .L30
 306 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 307              	.LVL4:
 233:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 1 */
 234:Core/Src/stm32f1xx_it.c **** 
 235:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 1 */
 236:Core/Src/stm32f1xx_it.c **** }
 308              		.loc 1 236 1 is_stmt 0 view .LVU36
 309 0008 08BD     		pop	{r3, pc}
 310              	.L31:
 311 000a 00BF     		.align	2
 312              	.L30:
 313 000c 00000000 		.word	htim3
 314              		.cfi_endproc
 315              	.LFE75:
 317              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 318              		.align	1
 319              		.global	TIM4_IRQHandler
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu softvfp
 325              	TIM4_IRQHandler:
 326              	.LFB76:
 237:Core/Src/stm32f1xx_it.c **** 
 238:Core/Src/stm32f1xx_it.c **** /**
 239:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM4 global interrupt.
 240:Core/Src/stm32f1xx_it.c ****   */
 241:Core/Src/stm32f1xx_it.c **** void TIM4_IRQHandler(void)
 242:Core/Src/stm32f1xx_it.c **** {
 327              		.loc 1 242 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331 0000 08B5     		push	{r3, lr}
 332              	.LCFI5:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 3, -8
 335              		.cfi_offset 14, -4
 243:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 0 */
 244:Core/Src/stm32f1xx_it.c **** 
 245:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 0 */
 246:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim4);
 336              		.loc 1 246 3 view .LVU38
 337 0002 0248     		ldr	r0, .L34
 338 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 339              	.LVL5:
 247:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 1 */
 248:Core/Src/stm32f1xx_it.c **** 
 249:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 1 */
ARM GAS  /tmp/ccZE7LW8.s 			page 11


 250:Core/Src/stm32f1xx_it.c **** }
 340              		.loc 1 250 1 is_stmt 0 view .LVU39
 341 0008 08BD     		pop	{r3, pc}
 342              	.L35:
 343 000a 00BF     		.align	2
 344              	.L34:
 345 000c 00000000 		.word	htim4
 346              		.cfi_endproc
 347              	.LFE76:
 349              		.section	.text.USART2_IRQHandler,"ax",%progbits
 350              		.align	1
 351              		.global	USART2_IRQHandler
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 355              		.fpu softvfp
 357              	USART2_IRQHandler:
 358              	.LFB77:
 251:Core/Src/stm32f1xx_it.c **** 
 252:Core/Src/stm32f1xx_it.c **** /**
 253:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USART2 global interrupt.
 254:Core/Src/stm32f1xx_it.c ****   */
 255:Core/Src/stm32f1xx_it.c **** void USART2_IRQHandler(void)
 256:Core/Src/stm32f1xx_it.c **** {
 359              		.loc 1 256 1 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363 0000 08B5     		push	{r3, lr}
 364              	.LCFI6:
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 3, -8
 367              		.cfi_offset 14, -4
 257:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 258:Core/Src/stm32f1xx_it.c **** 
 259:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 260:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 368              		.loc 1 260 3 view .LVU41
 369 0002 0248     		ldr	r0, .L38
 370 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 371              	.LVL6:
 261:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 262:Core/Src/stm32f1xx_it.c **** 
 263:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 264:Core/Src/stm32f1xx_it.c **** }
 372              		.loc 1 264 1 is_stmt 0 view .LVU42
 373 0008 08BD     		pop	{r3, pc}
 374              	.L39:
 375 000a 00BF     		.align	2
 376              	.L38:
 377 000c 00000000 		.word	huart2
 378              		.cfi_endproc
 379              	.LFE77:
 381              		.text
 382              	.Letext0:
 383              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 384              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
ARM GAS  /tmp/ccZE7LW8.s 			page 12


 385              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 386              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 387              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 388              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/ccZE7LW8.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/ccZE7LW8.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccZE7LW8.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccZE7LW8.s:42     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccZE7LW8.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccZE7LW8.s:66     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccZE7LW8.s:73     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccZE7LW8.s:90     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccZE7LW8.s:97     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccZE7LW8.s:114    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccZE7LW8.s:121    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccZE7LW8.s:138    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccZE7LW8.s:145    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccZE7LW8.s:158    .text.DMA1_Channel6_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:165    .text.DMA1_Channel6_IRQHandler:0000000000000000 DMA1_Channel6_IRQHandler
     /tmp/ccZE7LW8.s:185    .text.DMA1_Channel6_IRQHandler:000000000000000c $d
     /tmp/ccZE7LW8.s:190    .text.DMA1_Channel7_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:197    .text.DMA1_Channel7_IRQHandler:0000000000000000 DMA1_Channel7_IRQHandler
     /tmp/ccZE7LW8.s:217    .text.DMA1_Channel7_IRQHandler:000000000000000c $d
     /tmp/ccZE7LW8.s:222    .text.TIM1_UP_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:229    .text.TIM1_UP_IRQHandler:0000000000000000 TIM1_UP_IRQHandler
     /tmp/ccZE7LW8.s:249    .text.TIM1_UP_IRQHandler:000000000000000c $d
     /tmp/ccZE7LW8.s:254    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:261    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccZE7LW8.s:281    .text.TIM2_IRQHandler:000000000000000c $d
     /tmp/ccZE7LW8.s:286    .text.TIM3_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:293    .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
     /tmp/ccZE7LW8.s:313    .text.TIM3_IRQHandler:000000000000000c $d
     /tmp/ccZE7LW8.s:318    .text.TIM4_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:325    .text.TIM4_IRQHandler:0000000000000000 TIM4_IRQHandler
     /tmp/ccZE7LW8.s:345    .text.TIM4_IRQHandler:000000000000000c $d
     /tmp/ccZE7LW8.s:350    .text.USART2_IRQHandler:0000000000000000 $t
     /tmp/ccZE7LW8.s:357    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
     /tmp/ccZE7LW8.s:377    .text.USART2_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_usart2_rx
hdma_usart2_tx
HAL_TIM_IRQHandler
htim1
htim2
htim3
htim4
HAL_UART_IRQHandler
huart2
