<!DOCTYPE html>
<html class="writer-html5" lang="zh" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>寄存器描述 &mdash; BL616/BL618 参考手册  文档</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 参考手册
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. 系统和存储器概述</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. 复位和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioDAC.html">15. AudioDAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioADC.html">16. AudioADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">19. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">20. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">21. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">22. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">23. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">24. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">25. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">26. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">27. 版本信息</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 参考手册</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>寄存器描述</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="id1">
<h1>寄存器描述<a class="headerlink" href="#id1" title="永久链接至标题"></a></h1>
<table class="docutils align-default">
<colgroup>
<col style="width: 83%" />
<col style="width: 17%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>名称</p></td>
<td><p>描述</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-configure">psram_configure</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-manual-control">psram_manual_control</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#fifo-thres-control">fifo_thres_control</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-manual-control2">psram_manual_control2</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#winbond-psram-configure">winbond_psram_configure</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#winbond-psram-status">winbond_psram_status</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#winbond-psram-configure2">winbond_psram_configure2</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#apmemory-psram-configure">apmemory_psram_configure</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#apmemory-psram-status">apmemory_psram_status</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-manual-control3">psram_manual_control3</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl0">psram_intf_delay_ctrl0</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl1">psram_intf_delay_ctrl1</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl2">psram_intf_delay_ctrl2</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl3">psram_intf_delay_ctrl3</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl4">psram_intf_delay_ctrl4</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl5">psram_intf_delay_ctrl5</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-intf-delay-ctrl6">psram_intf_delay_ctrl6</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-intf-delay-ctrlb">psram_intf_delay_ctrlB</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-dbg-sel">psram_dbg_sel</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-dummy-reg">psram_dummy_reg</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-timeout-reg">psram_timeout_reg</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl0">psram_rough_delay_ctrl0</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl1">psram_rough_delay_ctrl1</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl2">psram_rough_delay_ctrl2</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl3">psram_rough_delay_ctrl3</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl4">psram_rough_delay_ctrl4</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl5">psram_rough_delay_ctrl5</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl6">psram_rough_delay_ctrl6</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl7">psram_rough_delay_ctrl7</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl8">psram_rough_delay_ctrl8</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-rough-delay-ctrl9">psram_rough_delay_ctrl9</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#psram-rough-delay-ctrla">psram_rough_delay_ctrlA</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#psram-rough-delay-ctrlb">psram_rough_delay_ctrlB</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="psram-configure">
<h2>psram_configure<a class="headerlink" href="#psram-configure" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a000</p>
<figure class="align-center">
<img alt="../_images/psram_psram_configure.svg" src="../_images/psram_psram_configure.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:28</p></td>
<td><p>reg_linear_bnd_b</p></td>
<td><p>r/w</p></td>
<td><p>4'd10</p></td>
<td><p>Linear burst boundary shift bit</p></td>
</tr>
<tr class="row-odd"><td><p>27:24</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>reg_clkn_free</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Clock# free run</p></td>
</tr>
<tr class="row-odd"><td><p>22:20</p></td>
<td><p>reg_pck_s_div</p></td>
<td><p>r/w</p></td>
<td><p>3'd0</p></td>
<td><p>EMI AXI bus clock division from psram_ck</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>reg_wb_hyper3</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Winbond Hyper3 bus</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>reg_x16_mode</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>16-bit pSRAM mode enable</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>reg_config_gnt</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM register configure grant</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>reg_config_req</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM register configure request</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>sts_config_r_done</p></td>
<td><p>r</p></td>
<td><p>1'b1</p></td>
<td><p>pSRAM register read done</p></td>
</tr>
<tr class="row-odd"><td><p>14</p></td>
<td><p>sts_config_w_done</p></td>
<td><p>r</p></td>
<td><p>1'b1</p></td>
<td><p>pSRAM register write done</p></td>
</tr>
<tr class="row-even"><td><p>13</p></td>
<td><p>reg_config_r_pusle</p></td>
<td><p>w1p</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM configuration read enable</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>reg_config_w_pusle</p></td>
<td><p>w1p</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM configuration write enable</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>10:8</p></td>
<td rowspan="4"><p>reg_wb_reg_sel</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>2'd0</p></td>
<td rowspan="4"><p>Winbond pSRAM Register R/W selection</p>
<p>3'd0 - ID0 / 3'd1 - ID1</p>
<p>3'd2 - CR0 / 3'd3 - CR1 /3'd4 - CR2</p>
<p>3'd5 - CR3 / 3'd6 - CR4</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>6:4</p></td>
<td rowspan="5"><p>reg_ap_mr</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3'd0</p></td>
<td rowspan="5"><p>APMemory pSRAM Mode Register R/W selection</p>
<p>3'd0=MA0 / 3'd1=MA1 /</p>
<p>3'd2=MA2 / 3'd3=MA3 /</p>
<p>3'd4=MA4 / 3'd6=MA6 /</p>
<p>3'd7=MA8</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>2:0</p></td>
<td rowspan="4"><p>reg_vendor_sel</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>3'b010</p></td>
<td rowspan="4"><p>pSRAM vendor selection</p>
<p>[0] - Winbond</p>
<p>[1] - APM_XCELLA</p>
<p>[2] - APM_HYPER</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="psram-manual-control">
<h2>psram_manual_control<a class="headerlink" href="#psram-manual-control" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a004</p>
<figure class="align-center">
<img alt="../_images/psram_psram_manual_control.svg" src="../_images/psram_psram_manual_control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>sts_config_read</p></td>
<td><p>r</p></td>
<td><p>16'd0</p></td>
<td><p>full data from psram register read</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>15</p></td>
<td rowspan="3"><p>reg_ck_edge_nali</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>pSRAM clock 2x1x edge alignment</p>
<p>1'b0 - 2x/1x edge align</p>
<p>1'b1 - 2x/1x edge stagger</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>reg_psram_resetb</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>pSRAM reset pin control</p></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>reg_force_ceb_high</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Force pSRAM ceb pin high</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>reg_force_ceb_low</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Force pSRAM ceb pin low(higher priority)</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>reg_wb_bl2_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>pSRAM Winbond burst length bit2 mask</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>reg_dqs_latch_inv</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM DQS latch invert</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>reg_state_hold_tick</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM hold state clock tick</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>reg_wc_sw_en</p></td>
<td><p>r/w</p></td>
<td><p>1'd0</p></td>
<td><p>pSRAM wait cycle sw mode enable</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>6:0</p></td>
<td><p>reg_wc_sw</p></td>
<td><p>r/w</p></td>
<td><p>7'd0</p></td>
<td><p>pSRAM sw mode wait cycle value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="fifo-thres-control">
<h2>fifo_thres_control<a class="headerlink" href="#fifo-thres-control" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a008</p>
<figure class="align-center">
<img alt="../_images/psram_fifo_thres_control.svg" src="../_images/psram_fifo_thres_control.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>reg_mask_r_fifo_rem</p></td>
<td><p>r/w</p></td>
<td><p>16'h0</p></td>
<td><p>Read data fifo remain cnt threshold</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>reg_mask_w_fifo_cnt</p></td>
<td><p>r/w</p></td>
<td><p>16'h0</p></td>
<td><p>Write data fifo data cnt threshold</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-manual-control2">
<h2>psram_manual_control2<a class="headerlink" href="#psram-manual-control2" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a00c</p>
<figure class="align-center">
<img alt="../_images/psram_psram_manual_control2.svg" src="../_images/psram_psram_manual_control2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_addr_mask</p></td>
<td><p>r/w</p></td>
<td><p>8'h1f</p></td>
<td><p>pSRAM memory address mask for [27:20]</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>23</p></td>
<td rowspan="2"><p>reg_pwrap_sw_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'd0</p></td>
<td rowspan="2"><p>pSRAM WRAP sw setting enable (default off)</p>
<p>Note - When using APS256XXN and setting burst length to 2'b11, it is necessary to set this register to 1</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>22:20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>19:16</p></td>
<td rowspan="2"><p>reg_pwrap_sw_sht_b</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>4'd8</p></td>
<td rowspan="2"><p>pSRAM WRAP sw setting value</p>
<p>Note - When using APS256XXN and setting burst length to 2'b11, it is necessary  to set this register to 4'd11</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>14:8</p></td>
<td><p>reg_dqs_rel_val</p></td>
<td><p>r/w</p></td>
<td><p>7'h20</p></td>
<td><p>pSRAM dqs_oen release counter value</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>reg_hc_sw_en</p></td>
<td><p>r/w</p></td>
<td><p>1'd0</p></td>
<td><p>pSRAM hold cycle sw mode enable</p></td>
</tr>
<tr class="row-odd"><td><p>6:0</p></td>
<td><p>reg_hold_cycle_sw</p></td>
<td><p>r/w</p></td>
<td><p>7'd8</p></td>
<td><p>pSRAM sw mode hold cycle value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="winbond-psram-configure">
<h2>winbond_psram_configure<a class="headerlink" href="#winbond-psram-configure" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a010</p>
<figure class="align-center">
<img alt="../_images/psram_winbond_psram_configure.svg" src="../_images/psram_winbond_psram_configure.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31</p></td>
<td rowspan="2"><p>reg_wb_sw_rst</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Winbond pSRAM CR1 - Software Reset</p>
<p>Trigger software reset (if device supprts)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>30</p></td>
<td rowspan="3"><p>reg_wb_mclk_type</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b1</p></td>
<td rowspan="3"><p>Winbond pSRAM CR1 - Master Clock Type</p>
<p>0 - Differential CK#, CK</p>
<p>1 - Single Ended</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>29</p></td>
<td rowspan="3"><p>reg_wb_ipd</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Winbond pSRAM CR1 - Input Power Down</p>
<p>0 - Normal</p>
<p>1 - Enter Input Power Down Mode</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>28:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>25</p></td>
<td><p>reg_wb_linear_dis</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Winbond pSRAM linear burst disable</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>reg_wb_hybrid_slp</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Winbond pSRAM CR1 - Hybrid Sleep Mode configuration</p>
<p>1'b0 - Normal operation</p>
<p>1'b1 - Enter Hybrid Sleep Mode</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="8"><p>20:16</p></td>
<td rowspan="8"><p>reg_wb_pasr</p></td>
<td rowspan="8"><p>r/w</p></td>
<td rowspan="8"><p>5'd0</p></td>
<td rowspan="8"><p>Winbond pSRAM CR1 - Partial Array Refresh + Distributed Refresh Interval</p>
<p>For pSRAM &gt;4MB [20:18] ; For pSRAM=4MB [18:16]</p>
<p>3'b000 - Full array / 3'b001 - Bottom 1/2 array / 3'b010 - Bottom 1/4 array / 3'b011 - Bottom 1/8 array</p>
<p>3'b100 - RSVD / 3'b101 - Top 1/2 array / 3'b110 - Top 1/4 array / 3'b111 - Top 1/8 array</p>
<p>For pSRAM &gt;4MB [17:16]</p>
<p>2'b10 - 1us / 2'b01 - 4is</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>13</p></td>
<td rowspan="3"><p>reg_wb_dpd_dis</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b1</p></td>
<td rowspan="3"><p>Winbond pSRAM CR0 - Deep Power-Down Disable configuration</p>
<p>1'b0 - Deep sleep enable</p>
<p>1'b1 - Normal operation</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>12</p></td>
<td rowspan="3"><p>reg_wb_fix_latency</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b1</p></td>
<td rowspan="3"><p>Winbond pSRAM CR1 - Fix Latency configuration</p>
<p>1'b0 - Variable</p>
<p>1'b1 - Fixed</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="14"><p>10:8</p></td>
<td rowspan="14"><p>reg_wb_burst_length</p></td>
<td rowspan="14"><p>r/w</p></td>
<td rowspan="14"><p>3'd7</p></td>
<td rowspan="14"><p>Winbond pSRAM CR0 - Burst Length configuration</p>
<p>For Non-Hyper Bus3</p>
<p>3'b100 - 128 Byte</p>
<p>3'b101 - 64 Byte</p>
<p>3'b110 - 16 Byte</p>
<p>3'b111 - 32 Byte</p>
<p>For Hyper Bus3</p>
<p>3'b100 - 128 Beat</p>
<p>3'b101 - 64 Beat</p>
<p>3'b110 - 16 Beat</p>
<p>3'b111 - 32 Beat</p>
<p>3'b011 - 512 Beat</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>7</p></td>
<td rowspan="3"><p>reg_wb_hybrid_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b1</p></td>
<td rowspan="3"><p>Winbond pSRAM CR0 - Hybrid Burst Enable</p>
<p>1'b0 - hybrid burst</p>
<p>1'b1 - wrapped burst</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="6"><p>6:4</p></td>
<td rowspan="6"><p>reg_wb_drive_st</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>3'd0</p></td>
<td rowspan="6"><p>Winbond pSRAM CR0 - Drive Strength configuration</p>
<p>for 4MB pSRAM</p>
<p>3'b00 - 50Ω / 3'b01 - 35Ω / 3'b10 - 100Ω / 3'b11 - 200Ω</p>
<p>For 8MB pSRAM</p>
<p>3'b000 - 34Ω / 3'b001 - 115Ω / 3'b010 - 67Ω / 3'b011 - 46Ω</p>
<p>3'b100 - 34Ω / 3'b101 - 27Ω / 3'b110 - 22Ω / 3'b111 - 19Ω</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="13"><p>3:0</p></td>
<td rowspan="13"><p>reg_wb_latency</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4'd2</p></td>
<td rowspan="13"><p>Winbond pSRAM CR0 - Latency Counter configuration</p>
<p>For Non-Hyper Bus3</p>
<p>4'b0000 - Latency = 5 / Max freq. = 133 MHz</p>
<p>4'b0001 - Latency = 6 / Max freq. = 166 MHz</p>
<p>4'b0010 - Latency = 7 / Max freq. = 200 MHz</p>
<p>4'b1110 - Latency = 3 / Max freq. = 83 MHz</p>
<p>4'b1111 - Latency = 4 / Max freq. = 100 MHz</p>
<p>Others - RSVD</p>
<p>For Hyper Bus3</p>
<p>4'b0111 - Latency = 14 / Max freq. = 400 MHz</p>
<p>4'b1001 - Latency = 19 / Max freq. = 533 MHz</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="winbond-psram-status">
<h2>winbond_psram_status<a class="headerlink" href="#winbond-psram-status" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a014</p>
<figure class="align-center">
<img alt="../_images/psram_winbond_psram_status.svg" src="../_images/psram_winbond_psram_status.svg" /></figure>
</section>
<section id="winbond-psram-configure2">
<h2>winbond_psram_configure2<a class="headerlink" href="#winbond-psram-configure2" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a018</p>
<figure class="align-center">
<img alt="../_images/psram_winbond_psram_configure2.svg" src="../_images/psram_winbond_psram_configure2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>3:0</p></td>
<td rowspan="3"><p>reg_wb_zq_code</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>4'd0</p></td>
<td rowspan="3"><p>Winbond pSRAM CR2 - ZQ Calibration Code</p>
<p>4'b1111 : ZQ Calibration command</p>
<p>4'b0011 : ZQ Reset</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="apmemory-psram-configure">
<h2>apmemory_psram_configure<a class="headerlink" href="#apmemory-psram-configure" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a020</p>
<figure class="align-center">
<img alt="../_images/psram_apmemory_psram_configure.svg" src="../_images/psram_apmemory_psram_configure.svg" /></figure>
</section>
<section id="apmemory-psram-status">
<h2>apmemory_psram_status<a class="headerlink" href="#apmemory-psram-status" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a024</p>
<figure class="align-center">
<img alt="../_images/psram_apmemory_psram_status.svg" src="../_images/psram_apmemory_psram_status.svg" /></figure>
</section>
<section id="psram-manual-control3">
<h2>psram_manual_control3<a class="headerlink" href="#psram-manual-control3" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a030</p>
<figure class="align-center">
<img alt="../_images/psram_psram_manual_control3.svg" src="../_images/psram_psram_manual_control3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:22</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>21:16</p></td>
<td><p>reg_aph_rwds_thre_sw</p></td>
<td><p>r/w</p></td>
<td><p>6'h0</p></td>
<td><p>APH RWDS threshold in sw mode (reg_wc_sw_en=1)</p></td>
</tr>
<tr class="row-even"><td><p>15:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>reg_wrap2incr_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Auto wrap to increament enable</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6:0</p></td>
<td><p>reg_adq_rel_val</p></td>
<td><p>r/w</p></td>
<td><p>7'h20</p></td>
<td><p>pSRAM adq_oen release counter value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl0">
<h2>psram_intf_delay_ctrl0<a class="headerlink" href="#psram-intf-delay-ctrl0" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a080</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl0.svg" src="../_images/psram_psram_intf_delay_ctrl0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_o_clk</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - clk</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_o_clk_n</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - clk_n</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_delay_sel_o_ceb</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - ceb</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_delay_sel_o_dqs_oen0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_oen[0]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl1">
<h2>psram_intf_delay_ctrl1<a class="headerlink" href="#psram-intf-delay-ctrl1" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a084</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl1.svg" src="../_images/psram_psram_intf_delay_ctrl1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_o_dqs0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_o[0]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_o_adq_oen0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_oen[0]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_delay_sel_o_adq0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[0]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_delay_sel_o_adq1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[1]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl2">
<h2>psram_intf_delay_ctrl2<a class="headerlink" href="#psram-intf-delay-ctrl2" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a088</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl2.svg" src="../_images/psram_psram_intf_delay_ctrl2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_o_adq2</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[2]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_o_adq3</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[3]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_delay_sel_o_adq4</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[4]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_delay_sel_o_adq5</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[5]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl3">
<h2>psram_intf_delay_ctrl3<a class="headerlink" href="#psram-intf-delay-ctrl3" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a08c</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl3.svg" src="../_images/psram_psram_intf_delay_ctrl3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_o_adq6</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[6]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_o_adq7</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[7]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_delay_sel_i_adq0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[0]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_delay_sel_i_adq1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[1]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl4">
<h2>psram_intf_delay_ctrl4<a class="headerlink" href="#psram-intf-delay-ctrl4" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a090</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl4.svg" src="../_images/psram_psram_intf_delay_ctrl4.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_i_adq2</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[2]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_i_adq3</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[3]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_delay_sel_i_adq4</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[4]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_delay_sel_i_adq5</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[5]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl5">
<h2>psram_intf_delay_ctrl5<a class="headerlink" href="#psram-intf-delay-ctrl5" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a094</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl5.svg" src="../_images/psram_psram_intf_delay_ctrl5.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_i_adq6</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[6]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_i_adq7</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[7]</p></td>
</tr>
<tr class="row-even"><td><p>15:0</p></td>
<td><p>reg_delay_sel_i_dqs0</p></td>
<td><p>r/w</p></td>
<td><p>16'h0</p></td>
<td><p>Input Delay Chain Control - dqs_i[0]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrl6">
<h2>psram_intf_delay_ctrl6<a class="headerlink" href="#psram-intf-delay-ctrl6" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a098</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrl6.svg" src="../_images/psram_psram_intf_delay_ctrl6.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_delay_sel_o_dqs1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_o[1]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_delay_sel_o_adq_oen1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_oen[1]</p></td>
</tr>
<tr class="row-even"><td><p>15:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-intf-delay-ctrlb">
<h2>psram_intf_delay_ctrlB<a class="headerlink" href="#psram-intf-delay-ctrlb" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a0ac</p>
<figure class="align-center">
<img alt="../_images/psram_psram_intf_delay_ctrlB.svg" src="../_images/psram_psram_intf_delay_ctrlB.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_delay_sel_o_dqs_mask</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_mask</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-dbg-sel">
<h2>psram_dbg_sel<a class="headerlink" href="#psram-dbg-sel" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a0c0</p>
<figure class="align-center">
<img alt="../_images/psram_psram_dbg_sel.svg" src="../_images/psram_psram_dbg_sel.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:4</p></td>
<td><p>reg_psram_dbg_sel</p></td>
<td><p>r/w</p></td>
<td><p>4'd0</p></td>
<td><p>pSRAM debug selection</p></td>
</tr>
<tr class="row-even"><td><p>3:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg_psram_dbg_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>pSRAM debug enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-dummy-reg">
<h2>psram_dummy_reg<a class="headerlink" href="#psram-dummy-reg" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a0f0</p>
<figure class="align-center">
<img alt="../_images/psram_psram_dummy_reg.svg" src="../_images/psram_psram_dummy_reg.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>reg_psram_dummy_reg</p></td>
<td><p>r/w</p></td>
<td><p>32'hFFFF0000</p></td>
<td><p>pSRAM Dummy register</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-timeout-reg">
<h2>psram_timeout_reg<a class="headerlink" href="#psram-timeout-reg" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a0f4</p>
<figure class="align-center">
<img alt="../_images/psram_psram_timeout_reg.svg" src="../_images/psram_psram_timeout_reg.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:28</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>27:16</p></td>
<td><p>reg_timeout_cnt</p></td>
<td><p>r/w</p></td>
<td><p>12'h100</p></td>
<td><p>Timeout threshold</p></td>
</tr>
<tr class="row-even"><td><p>15:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>sts_timeout</p></td>
<td><p>r</p></td>
<td><p>1'h0</p></td>
<td><p>Timeout status</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>reg_timeout_clr</p></td>
<td><p>r/w</p></td>
<td><p>1'h0</p></td>
<td><p>Timeout status clear</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>reg_timeout_en</p></td>
<td><p>r/w</p></td>
<td><p>1'h0</p></td>
<td><p>Timeout enable</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl0">
<h2>psram_rough_delay_ctrl0<a class="headerlink" href="#psram-rough-delay-ctrl0" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a100</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl0.svg" src="../_images/psram_psram_rough_delay_ctrl0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_clk</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - clk</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_clk_n</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - clk_n</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_o_ceb</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - ceb</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_o_dqs_oen0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_oen[0]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl1">
<h2>psram_rough_delay_ctrl1<a class="headerlink" href="#psram-rough-delay-ctrl1" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a104</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl1.svg" src="../_images/psram_psram_rough_delay_ctrl1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_dqs0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_o[0]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_adq_oen0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_oen[0]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_o_adq0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[0]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_o_adq1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[1]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl2">
<h2>psram_rough_delay_ctrl2<a class="headerlink" href="#psram-rough-delay-ctrl2" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a108</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl2.svg" src="../_images/psram_psram_rough_delay_ctrl2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_adq2</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[2]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_adq3</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[3]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_o_adq4</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[4]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_o_adq5</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[5]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl3">
<h2>psram_rough_delay_ctrl3<a class="headerlink" href="#psram-rough-delay-ctrl3" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a10c</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl3.svg" src="../_images/psram_psram_rough_delay_ctrl3.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_adq6</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[6]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_adq7</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[7]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_i_adq0</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[0]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_i_adq1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[1]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl4">
<h2>psram_rough_delay_ctrl4<a class="headerlink" href="#psram-rough-delay-ctrl4" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a110</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl4.svg" src="../_images/psram_psram_rough_delay_ctrl4.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_i_adq2</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[2]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_i_adq3</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[3]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_i_adq4</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[4]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_i_adq5</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[5]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl5">
<h2>psram_rough_delay_ctrl5<a class="headerlink" href="#psram-rough-delay-ctrl5" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a114</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl5.svg" src="../_images/psram_psram_rough_delay_ctrl5.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_i_adq6</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[6]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_i_adq7</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[7]</p></td>
</tr>
<tr class="row-even"><td><p>15:0</p></td>
<td><p>reg_rough_sel_i_dqs0</p></td>
<td><p>r/w</p></td>
<td><p>16'h0</p></td>
<td><p>Input Delay Chain Control - dqs_i[0]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl6">
<h2>psram_rough_delay_ctrl6<a class="headerlink" href="#psram-rough-delay-ctrl6" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a118</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl6.svg" src="../_images/psram_psram_rough_delay_ctrl6.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_dqs1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_o[1]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_adq_oen1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_oen[1]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_o_adq8</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[8]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_o_adq9</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[9]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl7">
<h2>psram_rough_delay_ctrl7<a class="headerlink" href="#psram-rough-delay-ctrl7" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a11c</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl7.svg" src="../_images/psram_psram_rough_delay_ctrl7.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_adq10</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[10]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_adq11</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[11]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_o_adq12</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[12]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_o_adq13</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[13]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl8">
<h2>psram_rough_delay_ctrl8<a class="headerlink" href="#psram-rough-delay-ctrl8" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a120</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl8.svg" src="../_images/psram_psram_rough_delay_ctrl8.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_o_adq14</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[14]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_o_adq15</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_o[15]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_i_adq8</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[8]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_i_adq9</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[9]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrl9">
<h2>psram_rough_delay_ctrl9<a class="headerlink" href="#psram-rough-delay-ctrl9" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a124</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrl9.svg" src="../_images/psram_psram_rough_delay_ctrl9.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_i_adq10</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[10]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_i_adq11</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[11]</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>reg_rough_sel_i_adq12</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[12]</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>reg_rough_sel_i_adq13</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[13]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrla">
<h2>psram_rough_delay_ctrlA<a class="headerlink" href="#psram-rough-delay-ctrla" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a128</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrlA.svg" src="../_images/psram_psram_rough_delay_ctrlA.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>reg_rough_sel_i_adq14</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[14]</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>reg_rough_sel_i_adq15</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Input Delay Chain Control - adq_i[15]</p></td>
</tr>
<tr class="row-even"><td><p>15:0</p></td>
<td><p>reg_rough_sel_i_dqs1</p></td>
<td><p>r/w</p></td>
<td><p>16'h0</p></td>
<td><p>Input Delay Chain Control - dqs_i[1]</p></td>
</tr>
</tbody>
</table>
</section>
<section id="psram-rough-delay-ctrlb">
<h2>psram_rough_delay_ctrlB<a class="headerlink" href="#psram-rough-delay-ctrlb" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x4001a12c</p>
<figure class="align-center">
<img alt="../_images/psram_psram_rough_delay_ctrlB.svg" src="../_images/psram_psram_rough_delay_ctrlB.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:8</p></td>
<td><p>reg_rough_sel_o_dqs_oen1</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - dqs_oen[1]</p></td>
</tr>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>reg_rough_sel_o_dqs_mask</p></td>
<td><p>r/w</p></td>
<td><p>8'h0</p></td>
<td><p>Output Delay Chain Control - adq_mask</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2022.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>