# This is a complex Makefile snippet that demonstrates how to compile and link multiple source files
# into an executable program using GCC compiler.

# Macro definition for compiler
CC=gcc

# Macro definition for compiler flags
CFLAGS=-Wall -g

# List of source files
SOURCES=main.c utils.c math_ops.c

# Generates object file names for each source file
OBJECTS=$(SOURCES:.c=.o)

# Main target
TARGET=program.exe

# Default make target
all: $(TARGET)

# Rule to build the target executable
$(TARGET): $(OBJECTS)
	$(CC) -o $(TARGET) $(OBJECTS)

# Rule to generate object files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Dependency
main.o: main.h utils.h
utils.o: utils.h math_ops.h
math_ops.o: math_ops.h

# Clean target
clean:
	@rm -f $(OBJECTS) $(TARGET)