var loopsJSON={
  "columns":["Pipelined", "II", "Bottleneck"]
  , "functions":
  [
    {
      "name":"Block1"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":334
            , "level":0
          }
        ]
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":353
            , "level":1
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":359
            , "level":1
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Block4"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":371
            , "level":1
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":376
            , "level":1
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":383
            , "level":2
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":387
            , "level":2
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":446
            , "level":2
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":371
            , "level":0
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":376
            , "level":0
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Block6"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block8"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":467
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block10"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block12"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":483
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block14"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block16"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":500
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block18"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block20"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":517
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block22"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block24"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":534
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block26"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block28"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":551
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block30"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block32"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":568
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block34"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block36"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":585
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block38"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block40"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":602
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block42"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block44"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":619
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block46"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block48"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":636
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block50"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block52"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":653
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block54"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block56"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":670
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block58"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block60"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":687
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block62"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block64"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":704
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Block66"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
        ]
      ]
    }
    , {
      "name":"Block68"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":721
            , "level":1
          }
        ]
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":752
            , "level":0
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
    , {
      "name":"Block70"
      , "data":
      ["Yes", "2", "II"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":786
            , "level":0
          }
          , {
            "filename":"graph_fpga.cl"
            , "line":787
            , "level":0
          }
        ]
      ]
      , "details":
      [
        "Memory dependency"
      ]
      , "resources":
      [
        {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"II bottleneck due to memory dependency between: "
          , "subinfos":
          [
            {
              "info":
              {
                "name":"Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
        , {
          "name":"Largest critical path contributor(s):"
          , "subinfos":
          [
            {
              "info":
              {
                "name":"66%: Load Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
            , {
              "info":
              {
                "name":"34%: Store Operation"
                , "debug":
                [
                  [
                    {
                      "filename":"graph_fpga.cl"
                      , "line":768
                    }
                  ]
                ]
              }
            }
          ]
        }
      ]
    }
    , {
      "name":"Block71"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":790
            , "level":0
          }
        ]
      ]
    }
    , {
      "name":"8X Partially unrolled Block74"
      , "data":
      ["Yes", "1", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":852
            , "level":0
          }
        ]
      ]
    }
    , {
      "name":"Fully unrolled loop"
      , "data":
      ["n/a", "n/a", "n/a"]
      , "debug":
      [
        [
          {
            "filename":"graph_fpga.cl"
            , "line":865
            , "level":0
          }
        ]
      ]
      , "details":
      [
        "Unrolled by #pragma unroll"
      ]
    }
  ]
}
;var mavJSON={
  "nodes":
  [
    {
      "type":"kernel"
      , "id":45
      , "name":"readEdges"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":3
          , "name":"Block0.wii_blk"
          , "file":""
          , "line":"0"
          , "children":[
            {
              "type":"inst"
              , "id":6
              , "name":"Load"
              , "file":"1"
              , "line":"329"
              , "details":
              {
                "Width":"64 bits"
                , "Type":"Simple"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":" This operation is work-item invariant -- it performs the same operation for all threads in the kernel."
              }
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"6"
          }
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"Block1"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":9
              , "name":"Load"
              , "file":"1"
              , "line":"338"
              , "details":
              {
                "Width":"256 bits"
                , "Type":"Burst-non-aligned"
                , "Stall-free":"No"
                , "Start-Cycle":"11"
                , "Latency":"149"
              }
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Channel Write"
              , "file":"1"
              , "line":"360"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"161"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"loop end"
              , "file":"1"
              , "line":"334"
              , "details":
              {
                "Start-Cycle":"162"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":42
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"163"
          }
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"Block2"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":104
      , "name":"gather"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":51
          , "name":"Block3"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"Block4"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":53
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Channel Read"
              , "file":"1"
              , "line":"391"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":83
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Channel Write"
              , "file":"1"
              , "line":"451"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"12"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":101
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":122
      , "name":"filter"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":106
          , "name":"Block5"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":107
          , "name":"Block6"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":110
              , "name":"Channel Read"
              , "file":"1"
              , "line":"461"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":111
              , "name":"end"
              , "file":"1"
              , "line":"462"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":115
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":108
          , "name":"Block7"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":113
              , "name":"Channel Write"
              , "file":"1"
              , "line":"463"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":109
          , "name":"Block8"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":117
              , "name":"Channel Write"
              , "file":"1"
              , "line":"468"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"loop end"
              , "file":"1"
              , "line":"467"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":119
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":140
      , "name":"filter1"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":124
          , "name":"Block9"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":125
          , "name":"Block10"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":128
              , "name":"Channel Read"
              , "file":"1"
              , "line":"477"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"end"
              , "file":"1"
              , "line":"478"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":130
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":133
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":126
          , "name":"Block11"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":131
              , "name":"Channel Write"
              , "file":"1"
              , "line":"479"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":133
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":134
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":127
          , "name":"Block12"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":135
              , "name":"Channel Write"
              , "file":"1"
              , "line":"484"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":137
              , "name":"loop end"
              , "file":"1"
              , "line":"483"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":138
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":137
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":158
      , "name":"filter2"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":142
          , "name":"Block13"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":143
          , "name":"Block14"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":146
              , "name":"Channel Read"
              , "file":"1"
              , "line":"494"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"end"
              , "file":"1"
              , "line":"495"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":151
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":144
          , "name":"Block15"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":149
              , "name":"Channel Write"
              , "file":"1"
              , "line":"496"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":151
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":152
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":145
          , "name":"Block16"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":153
              , "name":"Channel Write"
              , "file":"1"
              , "line":"501"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"loop end"
              , "file":"1"
              , "line":"500"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":155
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":176
      , "name":"filter3"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":160
          , "name":"Block17"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":161
          , "name":"Block18"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":164
              , "name":"Channel Read"
              , "file":"1"
              , "line":"511"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"end"
              , "file":"1"
              , "line":"512"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":169
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":162
          , "name":"Block19"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":167
              , "name":"Channel Write"
              , "file":"1"
              , "line":"513"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":163
          , "name":"Block20"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":171
              , "name":"Channel Write"
              , "file":"1"
              , "line":"518"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":173
              , "name":"loop end"
              , "file":"1"
              , "line":"517"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":173
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":194
      , "name":"filter4"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":178
          , "name":"Block21"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":179
          , "name":"Block22"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":182
              , "name":"Channel Read"
              , "file":"1"
              , "line":"528"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"end"
              , "file":"1"
              , "line":"529"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":184
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":187
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":180
          , "name":"Block23"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":185
              , "name":"Channel Write"
              , "file":"1"
              , "line":"530"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":187
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":188
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":181
          , "name":"Block24"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":189
              , "name":"Channel Write"
              , "file":"1"
              , "line":"535"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":191
              , "name":"loop end"
              , "file":"1"
              , "line":"534"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":192
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":191
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":212
      , "name":"filter5"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":196
          , "name":"Block25"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":197
          , "name":"Block26"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":200
              , "name":"Channel Read"
              , "file":"1"
              , "line":"545"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":201
              , "name":"end"
              , "file":"1"
              , "line":"546"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":202
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":205
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":198
          , "name":"Block27"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":203
              , "name":"Channel Write"
              , "file":"1"
              , "line":"547"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":205
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":206
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":199
          , "name":"Block28"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":207
              , "name":"Channel Write"
              , "file":"1"
              , "line":"552"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":209
              , "name":"loop end"
              , "file":"1"
              , "line":"551"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":210
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":209
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":230
      , "name":"filter6"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":214
          , "name":"Block29"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":215
          , "name":"Block30"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":218
              , "name":"Channel Read"
              , "file":"1"
              , "line":"562"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":219
              , "name":"end"
              , "file":"1"
              , "line":"563"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":220
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":223
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":216
          , "name":"Block31"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":221
              , "name":"Channel Write"
              , "file":"1"
              , "line":"564"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":223
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":224
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":217
          , "name":"Block32"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":225
              , "name":"Channel Write"
              , "file":"1"
              , "line":"569"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":227
              , "name":"loop end"
              , "file":"1"
              , "line":"568"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":228
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":227
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":248
      , "name":"filter7"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":232
          , "name":"Block33"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":233
          , "name":"Block34"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":236
              , "name":"Channel Read"
              , "file":"1"
              , "line":"579"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":237
              , "name":"end"
              , "file":"1"
              , "line":"580"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":238
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":241
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":234
          , "name":"Block35"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":239
              , "name":"Channel Write"
              , "file":"1"
              , "line":"581"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":241
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":242
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":235
          , "name":"Block36"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":243
              , "name":"Channel Write"
              , "file":"1"
              , "line":"586"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":245
              , "name":"loop end"
              , "file":"1"
              , "line":"585"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":246
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":245
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":266
      , "name":"filter8"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":250
          , "name":"Block37"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":251
          , "name":"Block38"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":254
              , "name":"Channel Read"
              , "file":"1"
              , "line":"596"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":255
              , "name":"end"
              , "file":"1"
              , "line":"597"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":256
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":259
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":252
          , "name":"Block39"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":257
              , "name":"Channel Write"
              , "file":"1"
              , "line":"598"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":259
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":260
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":253
          , "name":"Block40"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":261
              , "name":"Channel Write"
              , "file":"1"
              , "line":"603"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":263
              , "name":"loop end"
              , "file":"1"
              , "line":"602"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":264
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":263
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":284
      , "name":"filter9"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":268
          , "name":"Block41"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":269
          , "name":"Block42"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":272
              , "name":"Channel Read"
              , "file":"1"
              , "line":"613"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":273
              , "name":"end"
              , "file":"1"
              , "line":"614"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":274
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":277
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":270
          , "name":"Block43"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":275
              , "name":"Channel Write"
              , "file":"1"
              , "line":"615"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":277
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":278
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":271
          , "name":"Block44"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":279
              , "name":"Channel Write"
              , "file":"1"
              , "line":"620"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":281
              , "name":"loop end"
              , "file":"1"
              , "line":"619"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":282
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":281
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":302
      , "name":"filter10"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":286
          , "name":"Block45"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":287
          , "name":"Block46"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":290
              , "name":"Channel Read"
              , "file":"1"
              , "line":"630"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":291
              , "name":"end"
              , "file":"1"
              , "line":"631"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":292
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":295
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":288
          , "name":"Block47"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":293
              , "name":"Channel Write"
              , "file":"1"
              , "line":"632"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":295
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":296
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":289
          , "name":"Block48"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":297
              , "name":"Channel Write"
              , "file":"1"
              , "line":"637"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":299
              , "name":"loop end"
              , "file":"1"
              , "line":"636"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":300
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":299
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":320
      , "name":"filter11"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":304
          , "name":"Block49"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":305
          , "name":"Block50"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":308
              , "name":"Channel Read"
              , "file":"1"
              , "line":"647"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":309
              , "name":"end"
              , "file":"1"
              , "line":"648"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":310
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":313
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":306
          , "name":"Block51"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":311
              , "name":"Channel Write"
              , "file":"1"
              , "line":"649"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":313
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":314
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":307
          , "name":"Block52"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":315
              , "name":"Channel Write"
              , "file":"1"
              , "line":"654"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":317
              , "name":"loop end"
              , "file":"1"
              , "line":"653"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":318
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":317
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":338
      , "name":"filter12"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":322
          , "name":"Block53"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":323
          , "name":"Block54"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":326
              , "name":"Channel Read"
              , "file":"1"
              , "line":"664"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":327
              , "name":"end"
              , "file":"1"
              , "line":"665"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":328
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":331
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":324
          , "name":"Block55"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":329
              , "name":"Channel Write"
              , "file":"1"
              , "line":"666"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":331
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":332
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":325
          , "name":"Block56"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":333
              , "name":"Channel Write"
              , "file":"1"
              , "line":"671"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":335
              , "name":"loop end"
              , "file":"1"
              , "line":"670"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":336
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":335
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":356
      , "name":"filter13"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":340
          , "name":"Block57"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":341
          , "name":"Block58"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":344
              , "name":"Channel Read"
              , "file":"1"
              , "line":"681"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":345
              , "name":"end"
              , "file":"1"
              , "line":"682"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":346
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":349
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":342
          , "name":"Block59"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":347
              , "name":"Channel Write"
              , "file":"1"
              , "line":"683"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":349
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":350
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":343
          , "name":"Block60"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":351
              , "name":"Channel Write"
              , "file":"1"
              , "line":"688"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":353
              , "name":"loop end"
              , "file":"1"
              , "line":"687"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":354
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":353
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":374
      , "name":"filter14"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":358
          , "name":"Block61"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":359
          , "name":"Block62"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":362
              , "name":"Channel Read"
              , "file":"1"
              , "line":"698"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":363
              , "name":"end"
              , "file":"1"
              , "line":"699"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":364
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":367
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":360
          , "name":"Block63"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":365
              , "name":"Channel Write"
              , "file":"1"
              , "line":"700"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":367
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":368
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":361
          , "name":"Block64"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":369
              , "name":"Channel Write"
              , "file":"1"
              , "line":"705"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":371
              , "name":"loop end"
              , "file":"1"
              , "line":"704"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":372
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":371
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":392
      , "name":"filter15"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":376
          , "name":"Block65"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":377
          , "name":"Block66"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Entry to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":380
              , "name":"Channel Read"
              , "file":"1"
              , "line":"715"
              , "details":
              {
                "Width":"576 bits"
                , "Depth":"128"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":381
              , "name":"end"
              , "file":"1"
              , "line":"716"
              , "details":
              {
                "Start-Cycle":"2"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":382
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":385
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"3"
          }
        }
        , {
          "type":"bb"
          , "id":378
          , "name":"Block67"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":"Exit which branches back to loop. "
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"Yes"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":383
              , "name":"Channel Write"
              , "file":"1"
              , "line":"717"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":385
              , "name":"loop end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":386
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"bb"
          , "id":379
          , "name":"Block68"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":387
              , "name":"Channel Write"
              , "file":"1"
              , "line":"722"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"1"
              }
            }
            , {
              "type":"inst"
              , "id":389
              , "name":"loop end"
              , "file":"1"
              , "line":"721"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":390
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":389
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":503
      , "name":"processEdges"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":394
          , "name":"Block69.wii_blk"
          , "file":""
          , "line":"0"
          , "children":[
            {
              "type":"inst"
              , "id":398
              , "name":"Load"
              , "file":"1"
              , "line":"733"
              , "details":
              {
                "Width":"64 bits"
                , "Type":"Simple"
                , "Stall-free":"No"
                , "Start-Cycle":"1"
                , "Latency":"1"
                , "Additional Info":" This operation is work-item invariant -- it performs the same operation for all threads in the kernel."
              }
            }
            , {
              "type":"inst"
              , "id":399
              , "name":"end"
              , "file":"0"
              , "line":"0"
              , "details":
              {
                "Start-Cycle":"6"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":400
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"7"
          }
        }
        , {
          "type":"bb"
          , "id":395
          , "name":"Block70"
          , "file":""
          , "line":"0"
          , "II":2
          , "LoopInfo":"Loop is pipelined with II of 2. See Optimization Report for more information."
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":401
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":402
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":403
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":404
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":405
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":406
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":407
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":408
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":409
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":410
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":411
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":412
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":413
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":414
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":415
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":416
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":417
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":418
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":419
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":420
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":421
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":422
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":423
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":424
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":425
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":426
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":427
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":428
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":429
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":430
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":431
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":432
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":433
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":434
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":435
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":436
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":437
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":438
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":439
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":440
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":441
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":442
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":443
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":444
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":445
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":446
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":447
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":448
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":449
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":450
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":451
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":452
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":453
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":454
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":455
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":456
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":457
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":458
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":459
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":460
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":461
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"762"
              , "details":
              {
                "Width":"64 bits"
                , "Depth":"130"
                , "Stall-free":"Yes"
                , "Start-Cycle":"2"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":462
              , "name":"Load"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":463
              , "name":"Store"
              , "file":"1"
              , "line":"768"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"5"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":464
              , "name":"Non-Blocking Channel Read"
              , "file":"1"
              , "line":"772"
              , "details":
              {
                "Width":"32 bits"
                , "Depth":"8"
                , "Stall-free":"Yes"
                , "Start-Cycle":"3"
                , "Latency":"0"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":465
              , "name":"loop end"
              , "file":"1"
              , "line":"786"
              , "details":
              {
                "Start-Cycle":"11"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":466
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":465
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"12"
          }
        }
        , {
          "type":"bb"
          , "id":396
          , "name":"Block71"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":467
              , "name":"Load"
              , "file":"1"
              , "line":"793"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":468
              , "name":"Load"
              , "file":"1"
              , "line":"794"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":469
              , "name":"Load"
              , "file":"1"
              , "line":"795"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":470
              , "name":"Load"
              , "file":"1"
              , "line":"796"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":471
              , "name":"Load"
              , "file":"1"
              , "line":"797"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":472
              , "name":"Load"
              , "file":"1"
              , "line":"798"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":473
              , "name":"Load"
              , "file":"1"
              , "line":"799"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":474
              , "name":"Load"
              , "file":"1"
              , "line":"800"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":475
              , "name":"Load"
              , "file":"1"
              , "line":"801"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":476
              , "name":"Load"
              , "file":"1"
              , "line":"802"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":477
              , "name":"Load"
              , "file":"1"
              , "line":"803"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":478
              , "name":"Load"
              , "file":"1"
              , "line":"804"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":479
              , "name":"Load"
              , "file":"1"
              , "line":"805"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":480
              , "name":"Load"
              , "file":"1"
              , "line":"806"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":481
              , "name":"Load"
              , "file":"1"
              , "line":"807"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":482
              , "name":"Load"
              , "file":"1"
              , "line":"808"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":483
              , "name":"Store"
              , "file":"1"
              , "line":"812"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":484
              , "name":"Store"
              , "file":"1"
              , "line":"813"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":485
              , "name":"Store"
              , "file":"1"
              , "line":"814"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":486
              , "name":"Store"
              , "file":"1"
              , "line":"815"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":487
              , "name":"Store"
              , "file":"1"
              , "line":"816"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":488
              , "name":"Store"
              , "file":"1"
              , "line":"817"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":489
              , "name":"Store"
              , "file":"1"
              , "line":"818"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":490
              , "name":"Store"
              , "file":"1"
              , "line":"819"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":491
              , "name":"Store"
              , "file":"1"
              , "line":"820"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":492
              , "name":"Store"
              , "file":"1"
              , "line":"821"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":493
              , "name":"Store"
              , "file":"1"
              , "line":"822"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":494
              , "name":"Store"
              , "file":"1"
              , "line":"823"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":495
              , "name":"Store"
              , "file":"1"
              , "line":"824"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":496
              , "name":"Store"
              , "file":"1"
              , "line":"825"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":497
              , "name":"Store"
              , "file":"1"
              , "line":"826"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":498
              , "name":"Store"
              , "file":"1"
              , "line":"827"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Pipelined"
                , "Stall-free":"Yes"
                , "Start-Cycle":"4"
                , "Latency":"1"
                , "Additional Info":" Part of a stall-free cluster."
              }
            }
            , {
              "type":"inst"
              , "id":499
              , "name":"Store"
              , "file":"1"
              , "line":"810"
              , "details":
              {
                "Width":"512 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"10"
                , "Latency":"4"
              }
            }
            , {
              "type":"inst"
              , "id":500
              , "name":"loop end"
              , "file":"1"
              , "line":"790"
              , "details":
              {
                "Start-Cycle":"14"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":501
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":500
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"15"
          }
        }
        , {
          "type":"bb"
          , "id":397
          , "name":"Block72"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"2"
          }
        }
        , {
          "type":"memtype"
          , "id":504
          , "name":"Local Memory"
          , "file":""
          , "line":"0"
          , "children":[
            {
              "type":"memsys"
              , "id":505
              , "name":"tmpVPropBuffer"
              , "file":""
              , "line":"0"
              , "replFactor":"1"
              , "banks":16
              , "pumping":1
              , "children":[
                {
                  "type":"bank"
                  , "id":506
                  , "name":"Bank 0"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":507
                  , "name":"Bank 1"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":508
                  , "name":"Bank 2"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":509
                  , "name":"Bank 3"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":510
                  , "name":"Bank 4"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":511
                  , "name":"Bank 5"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":512
                  , "name":"Bank 6"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":513
                  , "name":"Bank 7"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":514
                  , "name":"Bank 8"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":515
                  , "name":"Bank 9"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":516
                  , "name":"Bank 10"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":517
                  , "name":"Bank 11"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":518
                  , "name":"Bank 12"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":519
                  , "name":"Bank 13"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":520
                  , "name":"Bank 14"
                  , "file":""
                  , "line":"0"
                }
                , {
                  "type":"bank"
                  , "id":521
                  , "name":"Bank 15"
                  , "file":""
                  , "line":"0"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":537
      , "name":"vertexApply"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"bb"
          , "id":523
          , "name":"Block73.wii_blk"
          , "file":""
          , "line":"0"
          , "details":
          {
            "Latency":"4"
          }
        }
        , {
          "type":"bb"
          , "id":524
          , "name":"Block74"
          , "file":""
          , "line":"0"
          , "II":1
          , "LoopInfo":""
          , "hasFmaxBottlenecks":"No"
          , "hasSubloops":"No"
          , "isPipelined":"Yes"
          , "children":[
            {
              "type":"inst"
              , "id":526
              , "name":"Load"
              , "file":"1"
              , "line":"853"
              , "details":
              {
                "Width":"256 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"4"
                , "Latency":"160"
              }
            }
            , {
              "type":"inst"
              , "id":527
              , "name":"Load"
              , "file":"1"
              , "line":"854"
              , "details":
              {
                "Width":"256 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"4"
                , "Latency":"160"
              }
            }
            , {
              "type":"inst"
              , "id":528
              , "name":"Load"
              , "file":"1"
              , "line":"855"
              , "details":
              {
                "Width":"256 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"4"
                , "Latency":"160"
              }
            }
            , {
              "type":"inst"
              , "id":529
              , "name":"Store"
              , "file":"1"
              , "line":"858"
              , "details":
              {
                "Width":"256 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"206"
                , "Latency":"4"
              }
            }
            , {
              "type":"inst"
              , "id":530
              , "name":"Store"
              , "file":"1"
              , "line":"860"
              , "details":
              {
                "Width":"256 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"206"
                , "Latency":"4"
              }
            }
            , {
              "type":"inst"
              , "id":531
              , "name":"loop end"
              , "file":"1"
              , "line":"852"
              , "details":
              {
                "Start-Cycle":"210"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":532
              , "name":"loop"
              , "file":""
              , "line":""
              , "loopTo":531
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"211"
          }
        }
        , {
          "type":"bb"
          , "id":525
          , "name":"Block75"
          , "file":""
          , "line":"0"
          , "children":[
            {
              "type":"inst"
              , "id":533
              , "name":"Store"
              , "file":"1"
              , "line":"868"
              , "details":
              {
                "Width":"32 bits"
                , "Type":"Burst-coalesced"
                , "Stall-free":"No"
                , "Start-Cycle":"9"
                , "Latency":"4"
              }
            }
            , {
              "type":"inst"
              , "id":534
              , "name":"end"
              , "file":"1"
              , "line":"869"
              , "details":
              {
                "Start-Cycle":"13"
                , "Latency":"1"
                , "Additional Info":"Exit from a basic block. Control flow branches at this node to one or more merge nodes. There is no control branching between merge and branch node for the same basic block."
              }
            }
            , {
              "type":"inst"
              , "id":535
              , "name":"begin"
              , "file":""
              , "line":""
              , "details":
              {
                "Start-Cycle":"0"
                , "Latency":"1"
                , "Additional Info":"Entrance to a basic block. Control flow comes to this node from one or more branch nodes, unless it's the very first merge node in a kernel. There is no control branching between merge and branch node within the same basic block."
              }
            }
          ]
          , "details":
          {
            "Latency":"14"
          }
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":46
      , "name":"Global Memory"
      , "file":""
      , "line":"0"
      , "children":[
        {
          "type":"memsys"
          , "id":47
          , "name":""
          , "file":""
          , "line":"0"
          , "replFactor":"0"
          , "banks":2
          , "pumping":0
          , "children":[
            {
              "type":"bank"
              , "id":48
              , "name":"Bank 0"
              , "file":""
              , "line":"0"
            }
            , {
              "type":"bank"
              , "id":49
              , "name":"Bank 1"
              , "file":""
              , "line":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":118
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":136
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":298
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":316
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":334
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":352
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":370
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":388
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":154
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":172
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":190
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":208
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":226
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":244
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":262
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":280
      , "name":"buildCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"64 bits"
        , "Depth":"130"
      }
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":31
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":33
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":35
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":37
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":39
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":41
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":15
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":17
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":19
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":21
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":23
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":25
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":27
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":29
      , "name":"edgeInfoCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":114
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":132
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":294
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":312
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":330
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":348
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":366
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":384
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":150
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":168
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":186
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":204
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":222
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":240
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":258
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":276
      , "name":"filterFlagCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"32 bits"
        , "Depth":"8"
      }
    }
    , {
      "type":"channel"
      , "id":70
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":72
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":90
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":92
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":94
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":96
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":98
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":100
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":74
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":76
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":78
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":80
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":82
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":84
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":86
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
    , {
      "type":"channel"
      , "id":88
      , "name":"toFilterCh"
      , "file":""
      , "line":"0"
      , "details":
      {
        "Width":"576 bits"
        , "Depth":"128"
      }
    }
  ]
  ,
  "links":
  [
    {
      "from":10
      , "to":11
    }
    ,
    {
      "from":12
      , "to":13
    }
    ,
    {
      "from":14
      , "to":15
    }
    ,
    {
      "from":16
      , "to":17
    }
    ,
    {
      "from":18
      , "to":19
    }
    ,
    {
      "from":20
      , "to":21
    }
    ,
    {
      "from":22
      , "to":23
    }
    ,
    {
      "from":24
      , "to":25
    }
    ,
    {
      "from":26
      , "to":27
    }
    ,
    {
      "from":28
      , "to":29
    }
    ,
    {
      "from":30
      , "to":31
    }
    ,
    {
      "from":32
      , "to":33
    }
    ,
    {
      "from":34
      , "to":35
    }
    ,
    {
      "from":36
      , "to":37
    }
    ,
    {
      "from":38
      , "to":39
    }
    ,
    {
      "from":40
      , "to":41
    }
    ,
    {
      "from":9
      , "to":32
    }
    ,
    {
      "from":9
      , "to":38
    }
    ,
    {
      "from":9
      , "to":26
    }
    ,
    {
      "from":9
      , "to":20
    }
    ,
    {
      "from":9
      , "to":14
    }
    ,
    {
      "from":8
      , "to":6
    }
    ,
    {
      "from":43
      , "to":9
    }
    ,
    {
      "from":9
      , "to":16
    }
    ,
    {
      "from":9
      , "to":10
    }
    ,
    {
      "from":9
      , "to":28
    }
    ,
    {
      "from":9
      , "to":22
    }
    ,
    {
      "from":9
      , "to":40
    }
    ,
    {
      "from":9
      , "to":34
    }
    ,
    {
      "from":9
      , "to":24
    }
    ,
    {
      "from":9
      , "to":30
    }
    ,
    {
      "from":9
      , "to":36
    }
    ,
    {
      "from":9
      , "to":18
    }
    ,
    {
      "from":9
      , "to":12
    }
    ,
    {
      "from":42
      , "to":43
    }
    ,
    {
      "from":7
      , "to":43
    }
    ,
    {
      "from":42
      , "to":5
    }
    ,
    {
      "from":40
      , "to":42
    }
    ,
    {
      "from":38
      , "to":42
    }
    ,
    {
      "from":36
      , "to":42
    }
    ,
    {
      "from":34
      , "to":42
    }
    ,
    {
      "from":32
      , "to":42
    }
    ,
    {
      "from":30
      , "to":42
    }
    ,
    {
      "from":28
      , "to":42
    }
    ,
    {
      "from":26
      , "to":42
    }
    ,
    {
      "from":24
      , "to":42
    }
    ,
    {
      "from":22
      , "to":42
    }
    ,
    {
      "from":20
      , "to":42
    }
    ,
    {
      "from":18
      , "to":42
    }
    ,
    {
      "from":16
      , "to":42
    }
    ,
    {
      "from":14
      , "to":42
    }
    ,
    {
      "from":12
      , "to":42
    }
    ,
    {
      "from":10
      , "to":42
    }
    ,
    {
      "from":6
      , "to":7
    }
    ,
    {
      "from":48
      , "to":6
    }
    ,
    {
      "from":49
      , "to":6
    }
    ,
    {
      "from":48
      , "to":9
    }
    ,
    {
      "from":49
      , "to":9
    }
    ,
    {
      "from":11
      , "to":53
    }
    ,
    {
      "from":13
      , "to":54
    }
    ,
    {
      "from":15
      , "to":55
    }
    ,
    {
      "from":17
      , "to":56
    }
    ,
    {
      "from":19
      , "to":57
    }
    ,
    {
      "from":21
      , "to":58
    }
    ,
    {
      "from":23
      , "to":59
    }
    ,
    {
      "from":25
      , "to":60
    }
    ,
    {
      "from":27
      , "to":61
    }
    ,
    {
      "from":29
      , "to":62
    }
    ,
    {
      "from":31
      , "to":63
    }
    ,
    {
      "from":33
      , "to":64
    }
    ,
    {
      "from":35
      , "to":65
    }
    ,
    {
      "from":37
      , "to":66
    }
    ,
    {
      "from":39
      , "to":67
    }
    ,
    {
      "from":41
      , "to":68
    }
    ,
    {
      "from":69
      , "to":70
    }
    ,
    {
      "from":71
      , "to":72
    }
    ,
    {
      "from":73
      , "to":74
    }
    ,
    {
      "from":75
      , "to":76
    }
    ,
    {
      "from":77
      , "to":78
    }
    ,
    {
      "from":79
      , "to":80
    }
    ,
    {
      "from":81
      , "to":82
    }
    ,
    {
      "from":83
      , "to":84
    }
    ,
    {
      "from":85
      , "to":86
    }
    ,
    {
      "from":87
      , "to":88
    }
    ,
    {
      "from":89
      , "to":90
    }
    ,
    {
      "from":91
      , "to":92
    }
    ,
    {
      "from":93
      , "to":94
    }
    ,
    {
      "from":95
      , "to":96
    }
    ,
    {
      "from":97
      , "to":98
    }
    ,
    {
      "from":99
      , "to":100
    }
    ,
    {
      "from":102
      , "to":63
    }
    ,
    {
      "from":67
      , "to":97
    }
    ,
    {
      "from":54
      , "to":71
    }
    ,
    {
      "from":102
      , "to":54
    }
    ,
    {
      "from":58
      , "to":79
    }
    ,
    {
      "from":55
      , "to":73
    }
    ,
    {
      "from":102
      , "to":66
    }
    ,
    {
      "from":102
      , "to":57
    }
    ,
    {
      "from":102
      , "to":60
    }
    ,
    {
      "from":64
      , "to":91
    }
    ,
    {
      "from":61
      , "to":85
    }
    ,
    {
      "from":102
      , "to":64
    }
    ,
    {
      "from":102
      , "to":67
    }
    ,
    {
      "from":102
      , "to":61
    }
    ,
    {
      "from":65
      , "to":93
    }
    ,
    {
      "from":102
      , "to":58
    }
    ,
    {
      "from":62
      , "to":87
    }
    ,
    {
      "from":53
      , "to":69
    }
    ,
    {
      "from":68
      , "to":99
    }
    ,
    {
      "from":56
      , "to":75
    }
    ,
    {
      "from":102
      , "to":55
    }
    ,
    {
      "from":59
      , "to":81
    }
    ,
    {
      "from":102
      , "to":59
    }
    ,
    {
      "from":63
      , "to":89
    }
    ,
    {
      "from":102
      , "to":62
    }
    ,
    {
      "from":66
      , "to":95
    }
    ,
    {
      "from":102
      , "to":56
    }
    ,
    {
      "from":102
      , "to":53
    }
    ,
    {
      "from":57
      , "to":77
    }
    ,
    {
      "from":60
      , "to":83
    }
    ,
    {
      "from":102
      , "to":68
    }
    ,
    {
      "from":102
      , "to":65
    }
    ,
    {
      "from":101
      , "to":102
    }
    ,
    {
      "from":51
      , "to":102
    }
    ,
    {
      "from":102
      , "to":101
    }
    ,
    {
      "from":70
      , "to":110
    }
    ,
    {
      "from":113
      , "to":114
    }
    ,
    {
      "from":117
      , "to":118
    }
    ,
    {
      "from":112
      , "to":110
    }
    ,
    {
      "from":120
      , "to":117
    }
    ,
    {
      "from":116
      , "to":113
    }
    ,
    {
      "from":116
      , "to":115
    }
    ,
    {
      "from":110
      , "to":111
    }
    ,
    {
      "from":119
      , "to":116
    }
    ,
    {
      "from":117
      , "to":119
    }
    ,
    {
      "from":119
      , "to":120
    }
    ,
    {
      "from":111
      , "to":120
    }
    ,
    {
      "from":115
      , "to":112
    }
    ,
    {
      "from":106
      , "to":112
    }
    ,
    {
      "from":72
      , "to":128
    }
    ,
    {
      "from":131
      , "to":132
    }
    ,
    {
      "from":135
      , "to":136
    }
    ,
    {
      "from":138
      , "to":135
    }
    ,
    {
      "from":134
      , "to":131
    }
    ,
    {
      "from":130
      , "to":128
    }
    ,
    {
      "from":137
      , "to":138
    }
    ,
    {
      "from":129
      , "to":138
    }
    ,
    {
      "from":135
      , "to":137
    }
    ,
    {
      "from":128
      , "to":129
    }
    ,
    {
      "from":133
      , "to":130
    }
    ,
    {
      "from":124
      , "to":130
    }
    ,
    {
      "from":137
      , "to":134
    }
    ,
    {
      "from":134
      , "to":133
    }
    ,
    {
      "from":74
      , "to":146
    }
    ,
    {
      "from":149
      , "to":150
    }
    ,
    {
      "from":153
      , "to":154
    }
    ,
    {
      "from":152
      , "to":149
    }
    ,
    {
      "from":156
      , "to":153
    }
    ,
    {
      "from":148
      , "to":146
    }
    ,
    {
      "from":155
      , "to":152
    }
    ,
    {
      "from":146
      , "to":147
    }
    ,
    {
      "from":152
      , "to":151
    }
    ,
    {
      "from":153
      , "to":155
    }
    ,
    {
      "from":151
      , "to":148
    }
    ,
    {
      "from":142
      , "to":148
    }
    ,
    {
      "from":155
      , "to":156
    }
    ,
    {
      "from":147
      , "to":156
    }
    ,
    {
      "from":76
      , "to":164
    }
    ,
    {
      "from":167
      , "to":168
    }
    ,
    {
      "from":171
      , "to":172
    }
    ,
    {
      "from":174
      , "to":171
    }
    ,
    {
      "from":166
      , "to":164
    }
    ,
    {
      "from":170
      , "to":167
    }
    ,
    {
      "from":170
      , "to":169
    }
    ,
    {
      "from":169
      , "to":166
    }
    ,
    {
      "from":160
      , "to":166
    }
    ,
    {
      "from":173
      , "to":170
    }
    ,
    {
      "from":164
      , "to":165
    }
    ,
    {
      "from":171
      , "to":173
    }
    ,
    {
      "from":173
      , "to":174
    }
    ,
    {
      "from":165
      , "to":174
    }
    ,
    {
      "from":78
      , "to":182
    }
    ,
    {
      "from":185
      , "to":186
    }
    ,
    {
      "from":189
      , "to":190
    }
    ,
    {
      "from":188
      , "to":185
    }
    ,
    {
      "from":184
      , "to":182
    }
    ,
    {
      "from":192
      , "to":189
    }
    ,
    {
      "from":182
      , "to":183
    }
    ,
    {
      "from":188
      , "to":187
    }
    ,
    {
      "from":187
      , "to":184
    }
    ,
    {
      "from":178
      , "to":184
    }
    ,
    {
      "from":189
      , "to":191
    }
    ,
    {
      "from":191
      , "to":188
    }
    ,
    {
      "from":191
      , "to":192
    }
    ,
    {
      "from":183
      , "to":192
    }
    ,
    {
      "from":80
      , "to":200
    }
    ,
    {
      "from":203
      , "to":204
    }
    ,
    {
      "from":207
      , "to":208
    }
    ,
    {
      "from":210
      , "to":207
    }
    ,
    {
      "from":202
      , "to":200
    }
    ,
    {
      "from":206
      , "to":203
    }
    ,
    {
      "from":205
      , "to":202
    }
    ,
    {
      "from":196
      , "to":202
    }
    ,
    {
      "from":209
      , "to":206
    }
    ,
    {
      "from":200
      , "to":201
    }
    ,
    {
      "from":207
      , "to":209
    }
    ,
    {
      "from":209
      , "to":210
    }
    ,
    {
      "from":201
      , "to":210
    }
    ,
    {
      "from":206
      , "to":205
    }
    ,
    {
      "from":82
      , "to":218
    }
    ,
    {
      "from":221
      , "to":222
    }
    ,
    {
      "from":225
      , "to":226
    }
    ,
    {
      "from":220
      , "to":218
    }
    ,
    {
      "from":228
      , "to":225
    }
    ,
    {
      "from":224
      , "to":221
    }
    ,
    {
      "from":224
      , "to":223
    }
    ,
    {
      "from":218
      , "to":219
    }
    ,
    {
      "from":225
      , "to":227
    }
    ,
    {
      "from":227
      , "to":224
    }
    ,
    {
      "from":227
      , "to":228
    }
    ,
    {
      "from":219
      , "to":228
    }
    ,
    {
      "from":223
      , "to":220
    }
    ,
    {
      "from":214
      , "to":220
    }
    ,
    {
      "from":84
      , "to":236
    }
    ,
    {
      "from":239
      , "to":240
    }
    ,
    {
      "from":243
      , "to":244
    }
    ,
    {
      "from":246
      , "to":243
    }
    ,
    {
      "from":238
      , "to":236
    }
    ,
    {
      "from":242
      , "to":239
    }
    ,
    {
      "from":243
      , "to":245
    }
    ,
    {
      "from":245
      , "to":242
    }
    ,
    {
      "from":236
      , "to":237
    }
    ,
    {
      "from":242
      , "to":241
    }
    ,
    {
      "from":241
      , "to":238
    }
    ,
    {
      "from":232
      , "to":238
    }
    ,
    {
      "from":245
      , "to":246
    }
    ,
    {
      "from":237
      , "to":246
    }
    ,
    {
      "from":86
      , "to":254
    }
    ,
    {
      "from":257
      , "to":258
    }
    ,
    {
      "from":261
      , "to":262
    }
    ,
    {
      "from":256
      , "to":254
    }
    ,
    {
      "from":264
      , "to":261
    }
    ,
    {
      "from":260
      , "to":257
    }
    ,
    {
      "from":254
      , "to":255
    }
    ,
    {
      "from":259
      , "to":256
    }
    ,
    {
      "from":250
      , "to":256
    }
    ,
    {
      "from":261
      , "to":263
    }
    ,
    {
      "from":260
      , "to":259
    }
    ,
    {
      "from":263
      , "to":260
    }
    ,
    {
      "from":263
      , "to":264
    }
    ,
    {
      "from":255
      , "to":264
    }
    ,
    {
      "from":88
      , "to":272
    }
    ,
    {
      "from":275
      , "to":276
    }
    ,
    {
      "from":279
      , "to":280
    }
    ,
    {
      "from":282
      , "to":279
    }
    ,
    {
      "from":274
      , "to":272
    }
    ,
    {
      "from":278
      , "to":275
    }
    ,
    {
      "from":277
      , "to":274
    }
    ,
    {
      "from":268
      , "to":274
    }
    ,
    {
      "from":272
      , "to":273
    }
    ,
    {
      "from":279
      , "to":281
    }
    ,
    {
      "from":281
      , "to":278
    }
    ,
    {
      "from":281
      , "to":282
    }
    ,
    {
      "from":273
      , "to":282
    }
    ,
    {
      "from":278
      , "to":277
    }
    ,
    {
      "from":90
      , "to":290
    }
    ,
    {
      "from":293
      , "to":294
    }
    ,
    {
      "from":297
      , "to":298
    }
    ,
    {
      "from":300
      , "to":297
    }
    ,
    {
      "from":296
      , "to":293
    }
    ,
    {
      "from":292
      , "to":290
    }
    ,
    {
      "from":296
      , "to":295
    }
    ,
    {
      "from":295
      , "to":292
    }
    ,
    {
      "from":286
      , "to":292
    }
    ,
    {
      "from":290
      , "to":291
    }
    ,
    {
      "from":299
      , "to":296
    }
    ,
    {
      "from":297
      , "to":299
    }
    ,
    {
      "from":299
      , "to":300
    }
    ,
    {
      "from":291
      , "to":300
    }
    ,
    {
      "from":92
      , "to":308
    }
    ,
    {
      "from":311
      , "to":312
    }
    ,
    {
      "from":315
      , "to":316
    }
    ,
    {
      "from":310
      , "to":308
    }
    ,
    {
      "from":318
      , "to":315
    }
    ,
    {
      "from":314
      , "to":311
    }
    ,
    {
      "from":315
      , "to":317
    }
    ,
    {
      "from":317
      , "to":318
    }
    ,
    {
      "from":309
      , "to":318
    }
    ,
    {
      "from":308
      , "to":309
    }
    ,
    {
      "from":317
      , "to":314
    }
    ,
    {
      "from":313
      , "to":310
    }
    ,
    {
      "from":304
      , "to":310
    }
    ,
    {
      "from":314
      , "to":313
    }
    ,
    {
      "from":94
      , "to":326
    }
    ,
    {
      "from":329
      , "to":330
    }
    ,
    {
      "from":333
      , "to":334
    }
    ,
    {
      "from":328
      , "to":326
    }
    ,
    {
      "from":332
      , "to":329
    }
    ,
    {
      "from":336
      , "to":333
    }
    ,
    {
      "from":331
      , "to":328
    }
    ,
    {
      "from":322
      , "to":328
    }
    ,
    {
      "from":335
      , "to":336
    }
    ,
    {
      "from":327
      , "to":336
    }
    ,
    {
      "from":335
      , "to":332
    }
    ,
    {
      "from":326
      , "to":327
    }
    ,
    {
      "from":333
      , "to":335
    }
    ,
    {
      "from":332
      , "to":331
    }
    ,
    {
      "from":96
      , "to":344
    }
    ,
    {
      "from":347
      , "to":348
    }
    ,
    {
      "from":351
      , "to":352
    }
    ,
    {
      "from":350
      , "to":347
    }
    ,
    {
      "from":354
      , "to":351
    }
    ,
    {
      "from":346
      , "to":344
    }
    ,
    {
      "from":349
      , "to":346
    }
    ,
    {
      "from":340
      , "to":346
    }
    ,
    {
      "from":350
      , "to":349
    }
    ,
    {
      "from":351
      , "to":353
    }
    ,
    {
      "from":353
      , "to":350
    }
    ,
    {
      "from":353
      , "to":354
    }
    ,
    {
      "from":345
      , "to":354
    }
    ,
    {
      "from":344
      , "to":345
    }
    ,
    {
      "from":98
      , "to":362
    }
    ,
    {
      "from":365
      , "to":366
    }
    ,
    {
      "from":369
      , "to":370
    }
    ,
    {
      "from":368
      , "to":365
    }
    ,
    {
      "from":364
      , "to":362
    }
    ,
    {
      "from":372
      , "to":369
    }
    ,
    {
      "from":371
      , "to":372
    }
    ,
    {
      "from":363
      , "to":372
    }
    ,
    {
      "from":371
      , "to":368
    }
    ,
    {
      "from":362
      , "to":363
    }
    ,
    {
      "from":369
      , "to":371
    }
    ,
    {
      "from":367
      , "to":364
    }
    ,
    {
      "from":358
      , "to":364
    }
    ,
    {
      "from":368
      , "to":367
    }
    ,
    {
      "from":100
      , "to":380
    }
    ,
    {
      "from":383
      , "to":384
    }
    ,
    {
      "from":387
      , "to":388
    }
    ,
    {
      "from":386
      , "to":383
    }
    ,
    {
      "from":382
      , "to":380
    }
    ,
    {
      "from":390
      , "to":387
    }
    ,
    {
      "from":385
      , "to":382
    }
    ,
    {
      "from":376
      , "to":382
    }
    ,
    {
      "from":389
      , "to":386
    }
    ,
    {
      "from":380
      , "to":381
    }
    ,
    {
      "from":387
      , "to":389
    }
    ,
    {
      "from":389
      , "to":390
    }
    ,
    {
      "from":381
      , "to":390
    }
    ,
    {
      "from":386
      , "to":385
    }
    ,
    {
      "from":118
      , "to":401
    }
    ,
    {
      "from":114
      , "to":404
    }
    ,
    {
      "from":136
      , "to":405
    }
    ,
    {
      "from":132
      , "to":408
    }
    ,
    {
      "from":154
      , "to":409
    }
    ,
    {
      "from":150
      , "to":412
    }
    ,
    {
      "from":172
      , "to":413
    }
    ,
    {
      "from":168
      , "to":416
    }
    ,
    {
      "from":190
      , "to":417
    }
    ,
    {
      "from":186
      , "to":420
    }
    ,
    {
      "from":208
      , "to":421
    }
    ,
    {
      "from":204
      , "to":424
    }
    ,
    {
      "from":226
      , "to":425
    }
    ,
    {
      "from":222
      , "to":428
    }
    ,
    {
      "from":244
      , "to":429
    }
    ,
    {
      "from":240
      , "to":432
    }
    ,
    {
      "from":262
      , "to":433
    }
    ,
    {
      "from":258
      , "to":436
    }
    ,
    {
      "from":280
      , "to":437
    }
    ,
    {
      "from":276
      , "to":440
    }
    ,
    {
      "from":298
      , "to":441
    }
    ,
    {
      "from":294
      , "to":444
    }
    ,
    {
      "from":316
      , "to":445
    }
    ,
    {
      "from":312
      , "to":448
    }
    ,
    {
      "from":334
      , "to":449
    }
    ,
    {
      "from":330
      , "to":452
    }
    ,
    {
      "from":352
      , "to":453
    }
    ,
    {
      "from":348
      , "to":456
    }
    ,
    {
      "from":370
      , "to":457
    }
    ,
    {
      "from":366
      , "to":460
    }
    ,
    {
      "from":388
      , "to":461
    }
    ,
    {
      "from":384
      , "to":464
    }
    ,
    {
      "from":506
      , "to":402
    }
    ,
    {
      "from":507
      , "to":406
    }
    ,
    {
      "from":508
      , "to":410
    }
    ,
    {
      "from":509
      , "to":414
    }
    ,
    {
      "from":510
      , "to":418
    }
    ,
    {
      "from":511
      , "to":422
    }
    ,
    {
      "from":512
      , "to":426
    }
    ,
    {
      "from":513
      , "to":430
    }
    ,
    {
      "from":514
      , "to":434
    }
    ,
    {
      "from":515
      , "to":438
    }
    ,
    {
      "from":516
      , "to":442
    }
    ,
    {
      "from":517
      , "to":446
    }
    ,
    {
      "from":518
      , "to":450
    }
    ,
    {
      "from":519
      , "to":454
    }
    ,
    {
      "from":520
      , "to":458
    }
    ,
    {
      "from":521
      , "to":462
    }
    ,
    {
      "from":506
      , "to":467
    }
    ,
    {
      "from":507
      , "to":468
    }
    ,
    {
      "from":508
      , "to":469
    }
    ,
    {
      "from":509
      , "to":470
    }
    ,
    {
      "from":510
      , "to":471
    }
    ,
    {
      "from":511
      , "to":472
    }
    ,
    {
      "from":512
      , "to":473
    }
    ,
    {
      "from":513
      , "to":474
    }
    ,
    {
      "from":514
      , "to":475
    }
    ,
    {
      "from":515
      , "to":476
    }
    ,
    {
      "from":516
      , "to":477
    }
    ,
    {
      "from":517
      , "to":478
    }
    ,
    {
      "from":518
      , "to":479
    }
    ,
    {
      "from":519
      , "to":480
    }
    ,
    {
      "from":520
      , "to":481
    }
    ,
    {
      "from":521
      , "to":482
    }
    ,
    {
      "from":403
      , "to":506
    }
    ,
    {
      "from":407
      , "to":507
    }
    ,
    {
      "from":411
      , "to":508
    }
    ,
    {
      "from":415
      , "to":509
    }
    ,
    {
      "from":419
      , "to":510
    }
    ,
    {
      "from":423
      , "to":511
    }
    ,
    {
      "from":427
      , "to":512
    }
    ,
    {
      "from":431
      , "to":513
    }
    ,
    {
      "from":435
      , "to":514
    }
    ,
    {
      "from":439
      , "to":515
    }
    ,
    {
      "from":443
      , "to":516
    }
    ,
    {
      "from":447
      , "to":517
    }
    ,
    {
      "from":451
      , "to":518
    }
    ,
    {
      "from":455
      , "to":519
    }
    ,
    {
      "from":459
      , "to":520
    }
    ,
    {
      "from":463
      , "to":521
    }
    ,
    {
      "from":483
      , "to":506
    }
    ,
    {
      "from":484
      , "to":507
    }
    ,
    {
      "from":485
      , "to":508
    }
    ,
    {
      "from":486
      , "to":509
    }
    ,
    {
      "from":487
      , "to":510
    }
    ,
    {
      "from":488
      , "to":511
    }
    ,
    {
      "from":489
      , "to":512
    }
    ,
    {
      "from":490
      , "to":513
    }
    ,
    {
      "from":491
      , "to":514
    }
    ,
    {
      "from":492
      , "to":515
    }
    ,
    {
      "from":493
      , "to":516
    }
    ,
    {
      "from":494
      , "to":517
    }
    ,
    {
      "from":495
      , "to":518
    }
    ,
    {
      "from":496
      , "to":519
    }
    ,
    {
      "from":497
      , "to":520
    }
    ,
    {
      "from":498
      , "to":521
    }
    ,
    {
      "from":466
      , "to":425
    }
    ,
    {
      "from":501
      , "to":470
    }
    ,
    {
      "from":501
      , "to":477
    }
    ,
    {
      "from":466
      , "to":428
    }
    ,
    {
      "from":429
      , "to":430
    }
    ,
    {
      "from":450
      , "to":451
    }
    ,
    {
      "from":449
      , "to":451
    }
    ,
    {
      "from":406
      , "to":407
    }
    ,
    {
      "from":405
      , "to":407
    }
    ,
    {
      "from":501
      , "to":496
    }
    ,
    {
      "from":466
      , "to":440
    }
    ,
    {
      "from":501
      , "to":495
    }
    ,
    {
      "from":466
      , "to":437
    }
    ,
    {
      "from":400
      , "to":398
    }
    ,
    {
      "from":417
      , "to":418
    }
    ,
    {
      "from":462
      , "to":463
    }
    ,
    {
      "from":461
      , "to":463
    }
    ,
    {
      "from":501
      , "to":485
    }
    ,
    {
      "from":501
      , "to":476
    }
    ,
    {
      "from":461
      , "to":462
    }
    ,
    {
      "from":438
      , "to":439
    }
    ,
    {
      "from":437
      , "to":439
    }
    ,
    {
      "from":501
      , "to":486
    }
    ,
    {
      "from":466
      , "to":452
    }
    ,
    {
      "from":501
      , "to":497
    }
    ,
    {
      "from":466
      , "to":449
    }
    ,
    {
      "from":466
      , "to":413
    }
    ,
    {
      "from":501
      , "to":482
    }
    ,
    {
      "from":466
      , "to":416
    }
    ,
    {
      "from":466
      , "to":445
    }
    ,
    {
      "from":466
      , "to":405
    }
    ,
    {
      "from":437
      , "to":438
    }
    ,
    {
      "from":466
      , "to":420
    }
    ,
    {
      "from":466
      , "to":433
    }
    ,
    {
      "from":501
      , "to":487
    }
    ,
    {
      "from":466
      , "to":417
    }
    ,
    {
      "from":501
      , "to":469
    }
    ,
    {
      "from":453
      , "to":454
    }
    ,
    {
      "from":426
      , "to":427
    }
    ,
    {
      "from":425
      , "to":427
    }
    ,
    {
      "from":501
      , "to":488
    }
    ,
    {
      "from":466
      , "to":408
    }
    ,
    {
      "from":501
      , "to":475
    }
    ,
    {
      "from":501
      , "to":498
    }
    ,
    {
      "from":418
      , "to":419
    }
    ,
    {
      "from":417
      , "to":419
    }
    ,
    {
      "from":501
      , "to":481
    }
    ,
    {
      "from":454
      , "to":455
    }
    ,
    {
      "from":453
      , "to":455
    }
    ,
    {
      "from":466
      , "to":436
    }
    ,
    {
      "from":466
      , "to":464
    }
    ,
    {
      "from":501
      , "to":474
    }
    ,
    {
      "from":409
      , "to":410
    }
    ,
    {
      "from":466
      , "to":461
    }
    ,
    {
      "from":501
      , "to":468
    }
    ,
    {
      "from":501
      , "to":489
    }
    ,
    {
      "from":501
      , "to":490
    }
    ,
    {
      "from":466
      , "to":453
    }
    ,
    {
      "from":501
      , "to":467
    }
    ,
    {
      "from":466
      , "to":456
    }
    ,
    {
      "from":445
      , "to":446
    }
    ,
    {
      "from":422
      , "to":423
    }
    ,
    {
      "from":421
      , "to":423
    }
    ,
    {
      "from":501
      , "to":480
    }
    ,
    {
      "from":457
      , "to":458
    }
    ,
    {
      "from":401
      , "to":402
    }
    ,
    {
      "from":410
      , "to":411
    }
    ,
    {
      "from":409
      , "to":411
    }
    ,
    {
      "from":433
      , "to":434
    }
    ,
    {
      "from":446
      , "to":447
    }
    ,
    {
      "from":445
      , "to":447
    }
    ,
    {
      "from":466
      , "to":401
    }
    ,
    {
      "from":466
      , "to":444
    }
    ,
    {
      "from":501
      , "to":491
    }
    ,
    {
      "from":501
      , "to":473
    }
    ,
    {
      "from":421
      , "to":422
    }
    ,
    {
      "from":467
      , "to":499
    }
    ,
    {
      "from":468
      , "to":499
    }
    ,
    {
      "from":469
      , "to":499
    }
    ,
    {
      "from":470
      , "to":499
    }
    ,
    {
      "from":471
      , "to":499
    }
    ,
    {
      "from":472
      , "to":499
    }
    ,
    {
      "from":473
      , "to":499
    }
    ,
    {
      "from":474
      , "to":499
    }
    ,
    {
      "from":475
      , "to":499
    }
    ,
    {
      "from":476
      , "to":499
    }
    ,
    {
      "from":477
      , "to":499
    }
    ,
    {
      "from":478
      , "to":499
    }
    ,
    {
      "from":479
      , "to":499
    }
    ,
    {
      "from":480
      , "to":499
    }
    ,
    {
      "from":481
      , "to":499
    }
    ,
    {
      "from":482
      , "to":499
    }
    ,
    {
      "from":483
      , "to":499
    }
    ,
    {
      "from":484
      , "to":499
    }
    ,
    {
      "from":485
      , "to":499
    }
    ,
    {
      "from":486
      , "to":499
    }
    ,
    {
      "from":487
      , "to":499
    }
    ,
    {
      "from":488
      , "to":499
    }
    ,
    {
      "from":489
      , "to":499
    }
    ,
    {
      "from":490
      , "to":499
    }
    ,
    {
      "from":491
      , "to":499
    }
    ,
    {
      "from":492
      , "to":499
    }
    ,
    {
      "from":493
      , "to":499
    }
    ,
    {
      "from":494
      , "to":499
    }
    ,
    {
      "from":495
      , "to":499
    }
    ,
    {
      "from":496
      , "to":499
    }
    ,
    {
      "from":497
      , "to":499
    }
    ,
    {
      "from":498
      , "to":499
    }
    ,
    {
      "from":466
      , "to":441
    }
    ,
    {
      "from":501
      , "to":492
    }
    ,
    {
      "from":466
      , "to":412
    }
    ,
    {
      "from":501
      , "to":479
    }
    ,
    {
      "from":434
      , "to":435
    }
    ,
    {
      "from":433
      , "to":435
    }
    ,
    {
      "from":466
      , "to":409
    }
    ,
    {
      "from":402
      , "to":403
    }
    ,
    {
      "from":401
      , "to":403
    }
    ,
    {
      "from":425
      , "to":426
    }
    ,
    {
      "from":442
      , "to":443
    }
    ,
    {
      "from":441
      , "to":443
    }
    ,
    {
      "from":466
      , "to":448
    }
    ,
    {
      "from":501
      , "to":472
    }
    ,
    {
      "from":414
      , "to":415
    }
    ,
    {
      "from":413
      , "to":415
    }
    ,
    {
      "from":466
      , "to":460
    }
    ,
    {
      "from":466
      , "to":421
    }
    ,
    {
      "from":430
      , "to":431
    }
    ,
    {
      "from":429
      , "to":431
    }
    ,
    {
      "from":449
      , "to":450
    }
    ,
    {
      "from":501
      , "to":493
    }
    ,
    {
      "from":501
      , "to":478
    }
    ,
    {
      "from":466
      , "to":424
    }
    ,
    {
      "from":413
      , "to":414
    }
    ,
    {
      "from":466
      , "to":429
    }
    ,
    {
      "from":501
      , "to":483
    }
    ,
    {
      "from":441
      , "to":442
    }
    ,
    {
      "from":466
      , "to":404
    }
    ,
    {
      "from":501
      , "to":494
    }
    ,
    {
      "from":466
      , "to":457
    }
    ,
    {
      "from":458
      , "to":459
    }
    ,
    {
      "from":457
      , "to":459
    }
    ,
    {
      "from":405
      , "to":406
    }
    ,
    {
      "from":466
      , "to":432
    }
    ,
    {
      "from":501
      , "to":484
    }
    ,
    {
      "from":501
      , "to":471
    }
    ,
    {
      "from":500
      , "to":397
    }
    ,
    {
      "from":500
      , "to":501
    }
    ,
    {
      "from":465
      , "to":501
    }
    ,
    {
      "from":401
      , "to":465
    }
    ,
    {
      "from":405
      , "to":465
    }
    ,
    {
      "from":409
      , "to":465
    }
    ,
    {
      "from":413
      , "to":465
    }
    ,
    {
      "from":417
      , "to":465
    }
    ,
    {
      "from":421
      , "to":465
    }
    ,
    {
      "from":425
      , "to":465
    }
    ,
    {
      "from":429
      , "to":465
    }
    ,
    {
      "from":433
      , "to":465
    }
    ,
    {
      "from":437
      , "to":465
    }
    ,
    {
      "from":441
      , "to":465
    }
    ,
    {
      "from":445
      , "to":465
    }
    ,
    {
      "from":449
      , "to":465
    }
    ,
    {
      "from":453
      , "to":465
    }
    ,
    {
      "from":457
      , "to":465
    }
    ,
    {
      "from":461
      , "to":465
    }
    ,
    {
      "from":408
      , "to":465
    }
    ,
    {
      "from":404
      , "to":465
    }
    ,
    {
      "from":412
      , "to":465
    }
    ,
    {
      "from":416
      , "to":465
    }
    ,
    {
      "from":420
      , "to":465
    }
    ,
    {
      "from":424
      , "to":465
    }
    ,
    {
      "from":428
      , "to":465
    }
    ,
    {
      "from":432
      , "to":465
    }
    ,
    {
      "from":436
      , "to":465
    }
    ,
    {
      "from":440
      , "to":465
    }
    ,
    {
      "from":444
      , "to":465
    }
    ,
    {
      "from":448
      , "to":465
    }
    ,
    {
      "from":452
      , "to":465
    }
    ,
    {
      "from":456
      , "to":465
    }
    ,
    {
      "from":460
      , "to":465
    }
    ,
    {
      "from":464
      , "to":465
    }
    ,
    {
      "from":465
      , "to":466
    }
    ,
    {
      "from":399
      , "to":466
    }
    ,
    {
      "from":467
      , "to":500
    }
    ,
    {
      "from":468
      , "to":500
    }
    ,
    {
      "from":469
      , "to":500
    }
    ,
    {
      "from":470
      , "to":500
    }
    ,
    {
      "from":471
      , "to":500
    }
    ,
    {
      "from":472
      , "to":500
    }
    ,
    {
      "from":473
      , "to":500
    }
    ,
    {
      "from":474
      , "to":500
    }
    ,
    {
      "from":475
      , "to":500
    }
    ,
    {
      "from":476
      , "to":500
    }
    ,
    {
      "from":477
      , "to":500
    }
    ,
    {
      "from":478
      , "to":500
    }
    ,
    {
      "from":479
      , "to":500
    }
    ,
    {
      "from":480
      , "to":500
    }
    ,
    {
      "from":481
      , "to":500
    }
    ,
    {
      "from":482
      , "to":500
    }
    ,
    {
      "from":483
      , "to":500
    }
    ,
    {
      "from":484
      , "to":500
    }
    ,
    {
      "from":485
      , "to":500
    }
    ,
    {
      "from":486
      , "to":500
    }
    ,
    {
      "from":487
      , "to":500
    }
    ,
    {
      "from":488
      , "to":500
    }
    ,
    {
      "from":489
      , "to":500
    }
    ,
    {
      "from":490
      , "to":500
    }
    ,
    {
      "from":491
      , "to":500
    }
    ,
    {
      "from":492
      , "to":500
    }
    ,
    {
      "from":493
      , "to":500
    }
    ,
    {
      "from":494
      , "to":500
    }
    ,
    {
      "from":495
      , "to":500
    }
    ,
    {
      "from":496
      , "to":500
    }
    ,
    {
      "from":497
      , "to":500
    }
    ,
    {
      "from":498
      , "to":500
    }
    ,
    {
      "from":499
      , "to":500
    }
    ,
    {
      "from":398
      , "to":399
    }
    ,
    {
      "from":48
      , "to":398
    }
    ,
    {
      "from":49
      , "to":398
    }
    ,
    {
      "from":499
      , "to":48
    }
    ,
    {
      "from":499
      , "to":49
    }
    ,
    {
      "from":526
      , "to":530
    }
    ,
    {
      "from":527
      , "to":530
    }
    ,
    {
      "from":528
      , "to":530
    }
    ,
    {
      "from":532
      , "to":526
    }
    ,
    {
      "from":532
      , "to":528
    }
    ,
    {
      "from":526
      , "to":529
    }
    ,
    {
      "from":527
      , "to":529
    }
    ,
    {
      "from":528
      , "to":529
    }
    ,
    {
      "from":532
      , "to":527
    }
    ,
    {
      "from":535
      , "to":533
    }
    ,
    {
      "from":530
      , "to":531
    }
    ,
    {
      "from":529
      , "to":531
    }
    ,
    {
      "from":533
      , "to":534
    }
    ,
    {
      "from":531
      , "to":532
    }
    ,
    {
      "from":523
      , "to":532
    }
    ,
    {
      "from":531
      , "to":535
    }
    ,
    {
      "from":530
      , "to":48
    }
    ,
    {
      "from":530
      , "to":49
    }
    ,
    {
      "from":48
      , "to":526
    }
    ,
    {
      "from":49
      , "to":526
    }
    ,
    {
      "from":48
      , "to":528
    }
    ,
    {
      "from":49
      , "to":528
    }
    ,
    {
      "from":529
      , "to":48
    }
    ,
    {
      "from":529
      , "to":49
    }
    ,
    {
      "from":48
      , "to":527
    }
    ,
    {
      "from":49
      , "to":527
    }
    ,
    {
      "from":533
      , "to":48
    }
    ,
    {
      "from":533
      , "to":49
    }
  ]
  , "fileIndexMap":
  {
    "/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl":"1"
  }
}
;var areaJSON={
  "columns":["ALUTs", "FFs", "RAMs", "DSPs"]
  , "debug_enabled":1
  , "total_percent":
  [72.069, 35.1892, 38.5816, 94.2578, 15.625]
  , "total":
  [165192, 362235, 2413, 40]
  , "name":"Kernel System"
  , "max_resources":
  [469440, 938880, 2560, 256]
  , "partitions":
  [
  ]
  , "resources":
  [
    {
      "name":"Board interface"
      , "data":
      [39076, 51471, 283, 0]
      , "details":
      [
        "Platform interface logic."
      ]
    }
    , {
      "name":"Global interconnect"
      , "data":
      [14572, 17570, 104, 0]
      , "details":
      [
        "Global interconnect for 6 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."
      ]
    }
    , {
      "name":"graph_fpga.cl:45 (edgeInfoCh)"
      , "data":
      [976, 37680, 240, 0]
      , "debug":
      [
        [
          {
            "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
            , "line":45
          }
        ]
      ]
      , "details":
      [
        "Channel array with 16 elements. Each channel is implemented 576 bits wide by 256 deep. Requested depth was 128.\nChannel depth was changed for the following reasons:\n- instruction scheduling requirements\n- nature of underlying FIFO implementation"
      ]
    }
    , {
      "name":"graph_fpga.cl:47 (toFilterCh)"
      , "data":
      [976, 37680, 240, 0]
      , "debug":
      [
        [
          {
            "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
            , "line":47
          }
        ]
      ]
      , "details":
      [
        "Channel array with 16 elements. Each channel is implemented 576 bits wide by 256 deep. Requested depth was 128.\nChannel depth was changed for the following reasons:\n- instruction scheduling requirements\n- nature of underlying FIFO implementation"
      ]
    }
    , {
      "name":"graph_fpga.cl:48 (buildCh)"
      , "data":
      [832, 4768, 32, 0]
      , "debug":
      [
        [
          {
            "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
            , "line":48
          }
        ]
      ]
      , "details":
      [
        "Channel array with 16 elements. Each channel is implemented 64 bits wide by 256 deep. Requested depth was 128.\nChannel depth was changed for the following reasons:\n- instruction scheduling requirements\n- nature of underlying FIFO implementation"
      ]
    }
    , {
      "name":"graph_fpga.cl:49 (filterFlagCh)"
      , "data":
      [784, 2672, 16, 0]
      , "debug":
      [
        [
          {
            "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
            , "line":49
          }
        ]
      ]
      , "details":
      [
        "Channel array with 16 elements. Each channel is implemented 32 bits wide by 16 deep. Requested depth was 8.\nChannel depth was changed for the following reasons:\n- instruction scheduling requirements\n- nature of underlying FIFO implementation"
      ]
    }
  ]
  , "functions":
  [
    {
      "name":"filter"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:467)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":467
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block6"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block7"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block8"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:462"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":462
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:467"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":467
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:468"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":468
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:462"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":462
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:467"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":467
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:467"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":467
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:468"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":468
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter1"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:483)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":483
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block10"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block11"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block12"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:478"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":478
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:483"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":483
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:484"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":484
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:478"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":478
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:483"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":483
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:483"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":483
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:484"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":484
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter10"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:636)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":636
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block46"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block47"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block48"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:631"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":631
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:636"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":636
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:637"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":637
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:631"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":631
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:636"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":636
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:636"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":636
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:637"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":637
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter11"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:653)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":653
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block50"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block51"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block52"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:648"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":648
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:653"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":653
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:654"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":654
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:648"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":648
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:653"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":653
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:653"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":653
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:654"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":654
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter12"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:670)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":670
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block54"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block55"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block56"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:665"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":665
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:670"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":670
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:671"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":671
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:665"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":665
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:670"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":670
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:670"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":670
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:671"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":671
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter13"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:687)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":687
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block58"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block59"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block60"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:682"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":682
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:687"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":687
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:688"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":688
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:682"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":682
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:687"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":687
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:687"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":687
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:688"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":688
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter14"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:704)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":704
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block62"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block63"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block64"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:699"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":699
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:704"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":704
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:705"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":705
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:699"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":699
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:704"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":704
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:704"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":704
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:705"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":705
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter15"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:721)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":721
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block66"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block67"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block68"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:716"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":716
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:721"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":721
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:722"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":722
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:716"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":716
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:721"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":721
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:721"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":721
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:722"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":722
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter2"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:500)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":500
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block14"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block15"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block16"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:495"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":495
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:500"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":500
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:501"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":501
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:495"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":495
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:500"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":500
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:500"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":500
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:501"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":501
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter3"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:517)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":517
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block18"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block19"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block20"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:512"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":512
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:517"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":517
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:518"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":518
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:512"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":512
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:517"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":517
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:517"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":517
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:518"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":518
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter4"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:534)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":534
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block22"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block23"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block24"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:529"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":529
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:534"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":534
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:535"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":535
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:529"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":529
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:534"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":534
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:534"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":534
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:535"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":535
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter5"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:551)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":551
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block26"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block27"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block28"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:546"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":546
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:551"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":551
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:552"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":552
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:546"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":546
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:551"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":551
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:551"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":551
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:552"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":552
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter6"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:568)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":568
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block30"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block31"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block32"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:563"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":563
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:568"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":568
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:569"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":569
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:563"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":563
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:568"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":568
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:568"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":568
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:569"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":569
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter7"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:585)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":585
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block34"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block35"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block36"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:580"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":580
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:585"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":585
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:586"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":586
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:580"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":580
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:585"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":585
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:585"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":585
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:586"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":586
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter8"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:602)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":602
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block38"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block39"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block40"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:597"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":597
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:602"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":602
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:603"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":603
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:597"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":597
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:602"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":602
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:602"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":602
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:603"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":603
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"filter9"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (graph_fpga.cl:619)"
          , "data":
          [19.5556, 98.2222, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":619
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block42"
          , "resources":
          [
            {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block43"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [192, 288, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [192, 288, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
          ]
        }
        , {
          "name":"Block44"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [877, 2213, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [548, 1167, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [260, 716.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:614"
                    , "data":
                    [0, 2.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":614
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:619"
                    , "data":
                    [36, 260, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":619
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:620"
                    , "data":
                    [33, 67, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":620
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [47.4444, 1194.78, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [32.4444, 1151.78, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:614"
                    , "data":
                    [8, 37, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":614
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:619"
                    , "data":
                    [7, 6, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":619
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:619"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":619
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:620"
              , "data":
              [1, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":620
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [1, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"gather"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block4"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [16768.2, 33712.4, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [12413.6, 24859.2, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:448"
                    , "data":
                    [4288, 8704, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":448
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:450"
                    , "data":
                    [2.53754, 5.07509, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":450
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:451"
                    , "data":
                    [64, 144, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":451
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [7, 5, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [7, 5, 0, 0]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [3706, 8534, 34, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:448"
              , "data":
              [192, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":448
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Logical Right Shift"
                    , "data":
                    [192, 0, 0, 0]
                  }
                  , "count":128
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"processEdges"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'filterEndFlag' (graph_fpga.cl:749)"
          , "data":
          [9, 1541, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":749
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 16 registers of width 32 and depth 2 (depth was increased by a factor of 2 due to a loop initiation interval of 2.)\nReducing the scope of the variable may reduce its depth (e.g. moving declaration inside a loop or using it as soon as possible)."
          ]
        }
        , {
          "name":"Private Variable: \n - 'k' (graph_fpga.cl:790)"
          , "data":
          [6.4, 68, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":790
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
        , {
          "name":"graph_fpga.cl:738 (tmpVPropBuffer)"
          , "data":
          [0, 0, 1024, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":738
              }
            ]
          ]
          , "details":
          [
            "Private memory implemented in on-chip block RAM."
            , "Private memory: Optimal.\nRequested size 2097152 bytes (rounded up to nearest power of 2), implemented size 2097152 bytes, stall-free, 32 reads and 32 writes. Additional information:\n- Banked on lowest dimension into 16 separate banks (this is a good thing).\n- Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block69.wii_blk"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [64, 64, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"graph_fpga.cl:733"
                    , "data":
                    [32, 32, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":733
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:734"
                    , "data":
                    [32, 32, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":734
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:733"
              , "data":
              [4, 36, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":733
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [4, 36, 0, 0]
                    , "details":
                    [
                      "Work-Item Invariant instruction."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:734"
              , "data":
              [4, 36, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":734
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [4, 36, 0, 0]
                    , "details":
                    [
                      "Work-Item Invariant instruction."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:736"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":736
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Sub"
                    , "data":
                    [16, 0, 0, 0]
                    , "details":
                    [
                      "This instruction does not depend on thread ID. Consider moving it, and all related instructions to the host to save area."
                      , "Work-Item Invariant instruction."
                    ]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
        , {
          "name":"Block70"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [1295, 2732, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [1, 91, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [0, 1.7, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:762"
                    , "data":
                    [0, 17.3726, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":762
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:768"
                    , "data":
                    [1292, 2612.05, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":768
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:772"
                    , "data":
                    [0, 0.484848, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":772
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:779"
                    , "data":
                    [0, 0.897282, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":779
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:784"
                    , "data":
                    [0, 0.685714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":784
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:786"
                    , "data":
                    [1, 3.90358, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":786
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:787"
                    , "data":
                    [1, 3.90358, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":787
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [127, 586, 1, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"graph_fpga.cl:762"
                    , "data":
                    [12.5, 9.5, 0.5, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":762
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:768"
                    , "data":
                    [73, 517, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":768
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:779"
                    , "data":
                    [12.5, 9.5, 0.5, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":779
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:786"
                    , "data":
                    [14.5, 25, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":786
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:787"
                    , "data":
                    [14.5, 25, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":787
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:767"
              , "data":
              [256, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":767
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Sub"
                    , "data":
                    [256, 0, 0, 0]
                  }
                  , "count":16
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:768"
              , "data":
              [1040, 512, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":768
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Add"
                    , "data":
                    [256, 0, 0, 0]
                  }
                  , "count":16
                }
                , {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [240, 128, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":16
                }
                , {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [544, 384, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":16
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:772"
              , "data":
              [60, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":772
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"And"
                    , "data":
                    [60, 0, 0, 0]
                  }
                  , "count":15
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:784"
              , "data":
              [60, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":784
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"And"
                    , "data":
                    [60, 0, 0, 0]
                  }
                  , "count":15
                }
              ]
            }
          ]
        }
        , {
          "name":"Block71"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [210, 422, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [1, 1, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [29, 62.5, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:790"
                    , "data":
                    [14, 19.5, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":790
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:793"
                    , "data":
                    [4, 8.07143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":793
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:794"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":794
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:795"
                    , "data":
                    [4.5, 9.55556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":795
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:796"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":796
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:797"
                    , "data":
                    [4.5, 9.07143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":797
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:798"
                    , "data":
                    [5, 10.0714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":798
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:799"
                    , "data":
                    [4.5, 9.57143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":799
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:800"
                    , "data":
                    [5, 10.0714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":800
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:801"
                    , "data":
                    [4, 8.57143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":801
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:802"
                    , "data":
                    [5, 10.0714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":802
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:803"
                    , "data":
                    [4.5, 9.57143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":803
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:804"
                    , "data":
                    [5, 10.0714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":804
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:805"
                    , "data":
                    [4.5, 9.07143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":805
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:806"
                    , "data":
                    [5, 10.0714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":806
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:807"
                    , "data":
                    [4.5, 9.57143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":807
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:808"
                    , "data":
                    [5, 10.0714, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":808
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:810"
                    , "data":
                    [16, 32, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":810
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:812"
                    , "data":
                    [4, 8.07143, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":812
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:813"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":813
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:814"
                    , "data":
                    [4.5, 9.55556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":814
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:815"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":815
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:816"
                    , "data":
                    [4.5, 9.05556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":816
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:817"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":817
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:818"
                    , "data":
                    [4.5, 9.55556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":818
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:819"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":819
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:820"
                    , "data":
                    [4, 8.55556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":820
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:821"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":821
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:822"
                    , "data":
                    [4.5, 9.55556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":822
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:823"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":823
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:824"
                    , "data":
                    [4.5, 9.05556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":824
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:825"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":825
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:826"
                    , "data":
                    [4.5, 9.55556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":826
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:827"
                    , "data":
                    [5, 10.0556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":827
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [29.6, 50, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"graph_fpga.cl:790"
                    , "data":
                    [29.6, 50, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":790
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:790"
              , "data":
              [14, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":790
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [14, 0, 0, 0]
                  }
                  , "count":3
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:793"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":793
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:794"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":794
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:795"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":795
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:796"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":796
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:797"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":797
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:798"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":798
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:799"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":799
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:800"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":800
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:801"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":801
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:802"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":802
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:803"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":803
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:804"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":804
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:805"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":805
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:806"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":806
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:807"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":807
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:808"
              , "data":
              [15, 8, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":808
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [15, 8, 0, 0]
                    , "details":
                    [
                      "Stall-free read from memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:810"
              , "data":
              [375, 2788, 16, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":810
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Add"
                    , "data":
                    [14, 0, 0, 0]
                  }
                  , "count":1
                }
                , {
                  "info":
                  {
                    "name":"Pointer Computation"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":1
                }
                , {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [345, 2788, 16, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:812"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":812
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:813"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":813
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:814"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":814
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:815"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":815
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:816"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":816
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:817"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":817
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:818"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":818
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:819"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":819
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:820"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":820
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:821"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":821
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:822"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":822
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:823"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":823
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:824"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":824
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:825"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":825
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:826"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":826
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:827"
              , "data":
              [34, 24, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":827
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [34, 24, 0, 0]
                    , "details":
                    [
                      "Stall-free write to memory declared on graph_fpga.cl:738."
                    ]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"readEdges"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (graph_fpga.cl:334)"
          , "data":
          [8, 69, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":334
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 1 register of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block0.wii_blk"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [64, 64, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"graph_fpga.cl:329"
                    , "data":
                    [32, 32, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":329
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:330"
                    , "data":
                    [32, 32, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":330
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"graph_fpga.cl:329"
              , "data":
              [4, 36, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":329
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [4, 36, 0, 0]
                    , "details":
                    [
                      "Work-Item Invariant instruction."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:330"
              , "data":
              [4, 36, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":330
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [4, 36, 0, 0]
                    , "details":
                    [
                      "Work-Item Invariant instruction."
                    ]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:334"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":334
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                    , "details":
                    [
                      "This instruction does not depend on thread ID. Consider moving it, and all related instructions to the host to save area."
                      , "Work-Item Invariant instruction."
                    ]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
        , {
          "name":"Block1"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [1025, 1822, 9, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [1, 67, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [47, 96.8333, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:329"
                    , "data":
                    [0, 0.277778, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":329
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:334"
                    , "data":
                    [52, 51.8889, 1, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":334
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:338"
                    , "data":
                    [314.059, 1002.06, 7, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":338
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:360"
                    , "data":
                    [610.941, 603.941, 1, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":360
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [36, 44, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"graph_fpga.cl:334"
                    , "data":
                    [36, 44, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":334
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"No Source Line"
              , "data":
              [32, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Pointer Computation"
                    , "data":
                    [32, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:334"
              , "data":
              [16, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":334
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [16, 0, 0, 0]
                  }
                  , "count":3
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:338"
              , "data":
              [1314, 2734, 16, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":338
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [1314, 2734, 16, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"vertexApply"
      , "compute_units":1
      , "details":
      [
        "Number of compute units: 1"
      ]
      , "resources":
      [
        {
          "name":"Function overhead"
          , "data":
          [1570, 1685, 0, 0]
          , "details":
          [
            "Kernel dispatch logic."
          ]
        }
        , {
          "name":"Private Variable: \n - 'error_l' (graph_fpga.cl:850)"
          , "data":
          [8, 517, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                , "line":850
              }
            ]
          ]
          , "details":
          [
            "Implemented using registers of the following size:\n- 8 registers of width 32 and depth 1"
          ]
        }
      ]
      , "basicblocks":
      [
        {
          "name":"Block74"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [2555, 5724, 24, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Control flow logic"
                    , "data":
                    [1, 7, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [1020, 1574.4, 12, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:852"
                    , "data":
                    [98.2222, 109.944, 4.5, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":852
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:853"
                    , "data":
                    [16.2778, 260.556, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":853
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:854"
                    , "data":
                    [420.5, 1050, 1, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":854
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:855"
                    , "data":
                    [14.5, 257, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":855
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:858"
                    , "data":
                    [179.167, 476.333, 4, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":858
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:859"
                    , "data":
                    [418.667, 1097.93, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":859
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:860"
                    , "data":
                    [386.667, 890.833, 2.5, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":860
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Feedback"
              , "data":
              [54, 152, 0, 0]
              , "details":
              [
                "Resources for loop-carried dependencies. To reduce this area:\n- reduce number and size of loop-carried variables"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"graph_fpga.cl:852"
                    , "data":
                    [54, 152, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":852
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [1439, 1919, 5, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"No Source Line"
              , "data":
              [7, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Or"
                    , "data":
                    [7, 0, 0, 0]
                  }
                  , "count":10
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:852"
              , "data":
              [128, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":852
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Compare"
                    , "data":
                    [128, 0, 0, 0]
                  }
                  , "count":10
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:853"
              , "data":
              [3011, 4266, 43, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":853
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [2979, 4266, 43, 0]
                    , "details":
                    [
                      "Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                    ]
                  }
                  , "count":1
                }
                , {
                  "info":
                  {
                    "name":"Pointer Computation"
                    , "data":
                    [32, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:854"
              , "data":
              [3011, 4266, 43, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":854
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [2979, 4266, 43, 0]
                    , "details":
                    [
                      "Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                    ]
                  }
                  , "count":1
                }
                , {
                  "info":
                  {
                    "name":"Pointer Computation"
                    , "data":
                    [32, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:855"
              , "data":
              [3011, 4266, 43, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":855
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Load"
                    , "data":
                    [2979, 4266, 43, 0]
                    , "details":
                    [
                      "Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                    ]
                  }
                  , "count":1
                }
                , {
                  "info":
                  {
                    "name":"Pointer Computation"
                    , "data":
                    [32, 0, 0, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:856"
              , "data":
              [128, 240, 0, 8]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":856
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Add"
                    , "data":
                    [128, 0, 0, 0]
                  }
                  , "count":8
                }
                , {
                  "info":
                  {
                    "name":"Mul"
                    , "data":
                    [0, 240, 0, 8]
                  }
                  , "count":8
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:858"
              , "data":
              [348, 2436, 16, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":858
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [348, 2436, 16, 0]
                  }
                  , "count":1
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:859"
              , "data":
              [384, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":859
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Add"
                    , "data":
                    [128, 0, 0, 0]
                  }
                  , "count":8
                }
                , {
                  "info":
                  {
                    "name":"Sub"
                    , "data":
                    [256, 0, 0, 0]
                  }
                  , "count":16
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:860"
              , "data":
              [7500, 14796, 136, 32]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":860
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Integer Division"
                    , "data":
                    [7120, 12360, 120, 32]
                  }
                  , "count":8
                }
                , {
                  "info":
                  {
                    "name":"Pointer Computation"
                    , "data":
                    [32, 0, 0, 0]
                  }
                  , "count":1
                }
                , {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [348, 2436, 16, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
        , {
          "name":"Block75"
          , "resources":
          [
            {
              "name":"State"
              , "data":
              [624, 1265, 0, 0]
              , "details":
              [
                "Resources for live values and control logic. To reduce this area:\n- reduce size of local variables\n- reduce scope of local variables, localizing them as much as possible\n- reduce number of nested loops"
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"No Source Line"
                    , "data":
                    [160, 325, 0, 0]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:852"
                    , "data":
                    [0, 12, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":852
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
                , {
                  "info":
                  {
                    "name":"graph_fpga.cl:859"
                    , "data":
                    [464, 928, 0, 0]
                    , "debug":
                    [
                      [
                        {
                          "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                          , "line":859
                        }
                      ]
                    ]
                  }
                  , "count":0
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "data":
              [218, 502, 2, 0]
              , "details":
              [
                "Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
              ]
            }
          ]
          , "computation":
          [
            {
              "name":"No Source Line"
              , "data":
              [112, 0, 0, 0]
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Add"
                    , "data":
                    [112, 0, 0, 0]
                  }
                  , "count":7
                }
              ]
            }
            , {
              "name":"graph_fpga.cl:868"
              , "data":
              [302, 1588, 16, 0]
              , "debug":
              [
                [
                  {
                    "filename":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl"
                    , "line":868
                  }
                ]
              ]
              , "subinfos":
              [
                {
                  "info":
                  {
                    "name":"Store"
                    , "data":
                    [302, 1588, 16, 0]
                  }
                  , "count":1
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
;var fileJSON=[{"index":0, "path":"/home/xinyuc/work/de5_work/fccm19_experiments/PR/pe_num/PR_part_16PE/tmp/graph_fpga.cl", "name":"graph_fpga.cl", "content":"//now is the padding 32 case\012//#define SW 1\012#define PR\012#define EOF_FLAG 0xffff\012#define PROP_TYPE int\012#define kDamp 108//(0.85 << 7)  // * 128\012\012#define VERTEX_MAX  (512*1024)//262144//40960//40960//(128*1024)\012#define EDGE_MAX    (2*1024*1024)//5610680////163840 // (1024*1024)\012#define BRAM_BANK 16\012#define LOG2_BRAM_BANK 4\012#define PAD_TYPE int16\012#define PAD_WITH 16\012#define ENDFLAG 0xffffffff\012\012#define INT2FLOAT (pow(2,28))\012int float2int(float a){\012	return (int)(a * INT2FLOAT);\012}\012\012float int2float(int a){\012	return ((float)a / INT2FLOAT);\012}\012\012typedef struct EdgeInfo{\012	uchar hash_val[8];\012	int2 data[8];\012} edge_tuples_t;\012typedef struct shuffledData{\012  uint num;\012  uint idx;\012  } shuffled_type;\012\012typedef struct filterData{\012  bool end;\012  uchar num;\012  int2 data[8];\012  } filter_type;\012\012typedef struct processinfo{\012  uint outDeg;\012  uint data;\012  } process_type;\012\012channel edge_tuples_t edgeInfoCh[16]  __attribute__((depth(128)));\012channel int edgeInfoChEof     __attribute__((depth(4)));\012channel filter_type toFilterCh[16] __attribute__((depth(128)));\012channel int2 buildCh[16] __attribute__((depth(128)));\012channel uint filterFlagCh[16] __attribute__((depth(8)));\012\012__attribute__((always_inline)) shuffled_type decoder(uchar opcode){\012  uint idx;\012  uint num;\012  switch(opcode){\012     case 0: idx = 0; num = 0; break;\012     case 1: idx = 0; num = 1; break;\012     case 2: idx = 1; num = 1; break;\012     case 3: idx = 8; num = 2; break;\012     case 4: idx = 2; num = 1; break;\012     case 5: idx = 16; num = 2; break;\012     case 6: idx = 17; num = 2; break;\012     case 7: idx = 136; num = 3; break;\012     case 8: idx = 3; num = 1; break;\012     case 9: idx = 24; num = 2; break;\012     case 10: idx = 25; num = 2; break;\012     case 11: idx = 200; num = 3; break;\012     case 12: idx = 26; num = 2; break;\012     case 13: idx = 208; num = 3; break;\012     case 14: idx = 209; num = 3; break;\012     case 15: idx = 1672; num = 4; break;\012     case 16: idx = 4; num = 1; break;\012     case 17: idx = 32; num = 2; break;\012     case 18: idx = 33; num = 2; break;\012     case 19: idx = 264; num = 3; break;\012     case 20: idx = 34; num = 2; break;\012     case 21: idx = 272; num = 3; break;\012     case 22: idx = 273; num = 3; break;\012     case 23: idx = 2184; num = 4; break;\012     case 24: idx = 35; num = 2; break;\012     case 25: idx = 280; num = 3; break;\012     case 26: idx = 281; num = 3; break;\012     case 27: idx = 2248; num = 4; break;\012     case 28: idx = 282; num = 3; break;\012     case 29: idx = 2256; num = 4; break;\012     case 30: idx = 2257; num = 4; break;\012     case 31: idx = 18056; num = 5; break;\012     case 32: idx = 5; num = 1; break;\012     case 33: idx = 40; num = 2; break;\012     case 34: idx = 41; num = 2; break;\012     case 35: idx = 328; num = 3; break;\012     case 36: idx = 42; num = 2; break;\012     case 37: idx = 336; num = 3; break;\012     case 38: idx = 337; num = 3; break;\012     case 39: idx = 2696; num = 4; break;\012     case 40: idx = 43; num = 2; break;\012     case 41: idx = 344; num = 3; break;\012     case 42: idx = 345; num = 3; break;\012     case 43: idx = 2760; num = 4; break;\012     case 44: idx = 346; num = 3; break;\012     case 45: idx = 2768; num = 4; break;\012     case 46: idx = 2769; num = 4; break;\012     case 47: idx = 22152; num = 5; break;\012     case 48: idx = 44; num = 2; break;\012     case 49: idx = 352; num = 3; break;\012     case 50: idx = 353; num = 3; break;\012     case 51: idx = 2824; num = 4; break;\012     case 52: idx = 354; num = 3; break;\012     case 53: idx = 2832; num = 4; break;\012     case 54: idx = 2833; num = 4; break;\012     case 55: idx = 22664; num = 5; break;\012     case 56: idx = 355; num = 3; break;\012     case 57: idx = 2840; num = 4; break;\012     case 58: idx = 2841; num = 4; break;\012     case 59: idx = 22728; num = 5; break;\012     case 60: idx = 2842; num = 4; break;\012     case 61: idx = 22736; num = 5; break;\012     case 62: idx = 22737; num = 5; break;\012     case 63: idx = 181896; num = 6; break;\012     case 64: idx = 6; num = 1; break;\012     case 65: idx = 48; num = 2; break;\012     case 66: idx = 49; num = 2; break;\012     case 67: idx = 392; num = 3; break;\012     case 68: idx = 50; num = 2; break;\012     case 69: idx = 400; num = 3; break;\012     case 70: idx = 401; num = 3; break;\012     case 71: idx = 3208; num = 4; break;\012     case 72: idx = 51; num = 2; break;\012     case 73: idx = 408; num = 3; break;\012     case 74: idx = 409; num = 3; break;\012     case 75: idx = 3272; num = 4; break;\012     case 76: idx = 410; num = 3; break;\012     case 77: idx = 3280; num = 4; break;\012     case 78: idx = 3281; num = 4; break;\012     case 79: idx = 26248; num = 5; break;\012     case 80: idx = 52; num = 2; break;\012     case 81: idx = 416; num = 3; break;\012     case 82: idx = 417; num = 3; break;\012     case 83: idx = 3336; num = 4; break;\012     case 84: idx = 418; num = 3; break;\012     case 85: idx = 3344; num = 4; break;\012     case 86: idx = 3345; num = 4; break;\012     case 87: idx = 26760; num = 5; break;\012     case 88: idx = 419; num = 3; break;\012     case 89: idx = 3352; num = 4; break;\012     case 90: idx = 3353; num = 4; break;\012     case 91: idx = 26824; num = 5; break;\012     case 92: idx = 3354; num = 4; break;\012     case 93: idx = 26832; num = 5; break;\012     case 94: idx = 26833; num = 5; break;\012     case 95: idx = 214664; num = 6; break;\012     case 96: idx = 53; num = 2; break;\012     case 97: idx = 424; num = 3; break;\012     case 98: idx = 425; num = 3; break;\012     case 99: idx = 3400; num = 4; break;\012     case 100: idx = 426; num = 3; break;\012     case 101: idx = 3408; num = 4; break;\012     case 102: idx = 3409; num = 4; break;\012     case 103: idx = 27272; num = 5; break;\012     case 104: idx = 427; num = 3; break;\012     case 105: idx = 3416; num = 4; break;\012     case 106: idx = 3417; num = 4; break;\012     case 107: idx = 27336; num = 5; break;\012     case 108: idx = 3418; num = 4; break;\012     case 109: idx = 27344; num = 5; break;\012     case 110: idx = 27345; num = 5; break;\012     case 111: idx = 218760; num = 6; break;\012     case 112: idx = 428; num = 3; break;\012     case 113: idx = 3424; num = 4; break;\012     case 114: idx = 3425; num = 4; break;\012     case 115: idx = 27400; num = 5; break;\012     case 116: idx = 3426; num = 4; break;\012     case 117: idx = 27408; num = 5; break;\012     case 118: idx = 27409; num = 5; break;\012     case 119: idx = 219272; num = 6; break;\012     case 120: idx = 3427; num = 4; break;\012     case 121: idx = 27416; num = 5; break;\012     case 122: idx = 27417; num = 5; break;\012     case 123: idx = 219336; num = 6; break;\012     case 124: idx = 27418; num = 5; break;\012     case 125: idx = 219344; num = 6; break;\012     case 126: idx = 219345; num = 6; break;\012     case 127: idx = 1754760; num = 7; break;\012     case 128: idx = 7; num = 1; break;\012     case 129: idx = 56; num = 2; break;\012     case 130: idx = 57; num = 2; break;\012     case 131: idx = 456; num = 3; break;\012     case 132: idx = 58; num = 2; break;\012     case 133: idx = 464; num = 3; break;\012     case 134: idx = 465; num = 3; break;\012     case 135: idx = 3720; num = 4; break;\012     case 136: idx = 59; num = 2; break;\012     case 137: idx = 472; num = 3; break;\012     case 138: idx = 473; num = 3; break;\012     case 139: idx = 3784; num = 4; break;\012     case 140: idx = 474; num = 3; break;\012     case 141: idx = 3792; num = 4; break;\012     case 142: idx = 3793; num = 4; break;\012     case 143: idx = 30344; num = 5; break;\012     case 144: idx = 60; num = 2; break;\012     case 145: idx = 480; num = 3; break;\012     case 146: idx = 481; num = 3; break;\012     case 147: idx = 3848; num = 4; break;\012     case 148: idx = 482; num = 3; break;\012     case 149: idx = 3856; num = 4; break;\012     case 150: idx = 3857; num = 4; break;\012     case 151: idx = 30856; num = 5; break;\012     case 152: idx = 483; num = 3; break;\012     case 153: idx = 3864; num = 4; break;\012     case 154: idx = 3865; num = 4; break;\012     case 155: idx = 30920; num = 5; break;\012     case 156: idx = 3866; num = 4; break;\012     case 157: idx = 30928; num = 5; break;\012     case 158: idx = 30929; num = 5; break;\012     case 159: idx = 247432; num = 6; break;\012     case 160: idx = 61; num = 2; break;\012     case 161: idx = 488; num = 3; break;\012     case 162: idx = 489; num = 3; break;\012     case 163: idx = 3912; num = 4; break;\012     case 164: idx = 490; num = 3; break;\012     case 165: idx = 3920; num = 4; break;\012     case 166: idx = 3921; num = 4; break;\012     case 167: idx = 31368; num = 5; break;\012     case 168: idx = 491; num = 3; break;\012     case 169: idx = 3928; num = 4; break;\012     case 170: idx = 3929; num = 4; break;\012     case 171: idx = 31432; num = 5; break;\012     case 172: idx = 3930; num = 4; break;\012     case 173: idx = 31440; num = 5; break;\012     case 174: idx = 31441; num = 5; break;\012     case 175: idx = 251528; num = 6; break;\012     case 176: idx = 492; num = 3; break;\012     case 177: idx = 3936; num = 4; break;\012     case 178: idx = 3937; num = 4; break;\012     case 179: idx = 31496; num = 5; break;\012     case 180: idx = 3938; num = 4; break;\012     case 181: idx = 31504; num = 5; break;\012     case 182: idx = 31505; num = 5; break;\012     case 183: idx = 252040; num = 6; break;\012     case 184: idx = 3939; num = 4; break;\012     case 185: idx = 31512; num = 5; break;\012     case 186: idx = 31513; num = 5; break;\012     case 187: idx = 252104; num = 6; break;\012     case 188: idx = 31514; num = 5; break;\012     case 189: idx = 252112; num = 6; break;\012     case 190: idx = 252113; num = 6; break;\012     case 191: idx = 2016904; num = 7; break;\012     case 192: idx = 62; num = 2; break;\012     case 193: idx = 496; num = 3; break;\012     case 194: idx = 497; num = 3; break;\012     case 195: idx = 3976; num = 4; break;\012     case 196: idx = 498; num = 3; break;\012     case 197: idx = 3984; num = 4; break;\012     case 198: idx = 3985; num = 4; break;\012     case 199: idx = 31880; num = 5; break;\012     case 200: idx = 499; num = 3; break;\012     case 201: idx = 3992; num = 4; break;\012     case 202: idx = 3993; num = 4; break;\012     case 203: idx = 31944; num = 5; break;\012     case 204: idx = 3994; num = 4; break;\012     case 205: idx = 31952; num = 5; break;\012     case 206: idx = 31953; num = 5; break;\012     case 207: idx = 255624; num = 6; break;\012     case 208: idx = 500; num = 3; break;\012     case 209: idx = 4000; num = 4; break;\012     case 210: idx = 4001; num = 4; break;\012     case 211: idx = 32008; num = 5; break;\012     case 212: idx = 4002; num = 4; break;\012     case 213: idx = 32016; num = 5; break;\012     case 214: idx = 32017; num = 5; break;\012     case 215: idx = 256136; num = 6; break;\012     case 216: idx = 4003; num = 4; break;\012     case 217: idx = 32024; num = 5; break;\012     case 218: idx = 32025; num = 5; break;\012     case 219: idx = 256200; num = 6; break;\012     case 220: idx = 32026; num = 5; break;\012     case 221: idx = 256208; num = 6; break;\012     case 222: idx = 256209; num = 6; break;\012     case 223: idx = 2049672; num = 7; break;\012     case 224: idx = 501; num = 3; break;\012     case 225: idx = 4008; num = 4; break;\012     case 226: idx = 4009; num = 4; break;\012     case 227: idx = 32072; num = 5; break;\012     case 228: idx = 4010; num = 4; break;\012     case 229: idx = 32080; num = 5; break;\012     case 230: idx = 32081; num = 5; break;\012     case 231: idx = 256648; num = 6; break;\012     case 232: idx = 4011; num = 4; break;\012     case 233: idx = 32088; num = 5; break;\012     case 234: idx = 32089; num = 5; break;\012     case 235: idx = 256712; num = 6; break;\012     case 236: idx = 32090; num = 5; break;\012     case 237: idx = 256720; num = 6; break;\012     case 238: idx = 256721; num = 6; break;\012     case 239: idx = 2053768; num = 7; break;\012     case 240: idx = 4012; num = 4; break;\012     case 241: idx = 32096; num = 5; break;\012     case 242: idx = 32097; num = 5; break;\012     case 243: idx = 256776; num = 6; break;\012     case 244: idx = 32098; num = 5; break;\012     case 245: idx = 256784; num = 6; break;\012     case 246: idx = 256785; num = 6; break;\012     case 247: idx = 2054280; num = 7; break;\012     case 248: idx = 32099; num = 5; break;\012     case 249: idx = 256792; num = 6; break;\012     case 250: idx = 256793; num = 6; break;\012     case 251: idx = 2054344; num = 7; break;\012     case 252: idx = 256794; num = 6; break;\012     case 253: idx = 2054352; num = 7; break;\012     case 254: idx = 2054353; num = 7; break;\012     case 255: idx = 16434824; num = 8; break;\012     default: idx = 0; num = 0; break;\012 }\012 shuffled_type data;\012 data.idx = idx;\012 data.num = num;\012 return data;\012}\012\012// The idea is tuple with <dstVertex, score> format load from DDR and then use FPGA to update\012\012// read edge tuples to gather kernel\012__kernel void __attribute__((task)) readEdges(\012        __global int*  restrict vertexScore,\012        __global int*  restrict edgeScoreMap,\012		__global int*  restrict edges,\012		__global uint*  restrict readInfo\012		)\012{	\012	uint offset = readInfo[0];\012	uint end = readInfo[1];\012    int mapidx_old[8];\012    int score_old[8];\012\012	for(int i = (offset); i < (end); i += 8){\012        int2 edge_tmp[8];\012        #pragma unroll 8\012        for(int k = 0; k < 8; k ++){\012            edge_tmp[k].x = edges[i+k];\012            int mapidx = edgeScoreMap[i+k];\012            \012            if(mapidx_old[k] == mapidx)\012                edge_tmp[k].y = score_old[k] ;\012            else \012                edge_tmp[k].y = vertexScore[mapidx];\012\012            score_old[k] = edge_tmp[k].y;\012\012        }\012\012        //if (edge_tmp[7].x == ENDFLAG) printf(\"read idx %d, edge %d, value %x\\n\", i, edge_tmp[7].x, edge_tmp[7].x);\012		edge_tuples_t tuples;\012        #pragma unroll 8\012        for(int k = 0; k < 8; k ++){\012            tuples.data[k] = edge_tmp[k];\012            tuples.hash_val[k] = edge_tmp[k].x & 0x0f;\012        }\012		\012        #pragma unroll 16\012		for(int i = 0; i < 16; i ++){\012			write_channel_altera(edgeInfoCh[i], tuples);\012		}\012	}\012}\012\012\012__attribute__((task))\012__kernel void gather ()                \012{\012    bool engine_finish[16];  \012   #pragma unroll 16\012    for(int j = 0; j < 16; j ++)\012      engine_finish[j] = false;\012\012  	while(true){\012      #pragma unroll 16\012        for(int i = 0; i < 16; i ++){ \012        // each collect engine do their work\012            int16 data_r;\012            bool valid_c;\012            bool valid_r[8];\012            uchar idx[8];\012            #pragma unroll 8\012            for(int i = 0; i < 8; i ++){\012               valid_r[i] = false;\012            }\012            #pragma unroll 8\012            for(int i = 0; i < 8; i ++){\012               idx[i] = false;\012            }\012          \012            edge_tuples_t tuples = read_channel_altera(edgeInfoCh[i]);\012           \012            //data_r = tuples.data;\012            valid_r[0] = tuples.hash_val[0] == i ? 1:0;\012            valid_r[1] = tuples.hash_val[1] == i ? 1:0;\012            valid_r[2] = tuples.hash_val[2] == i ? 1:0;\012            valid_r[3] = tuples.hash_val[3] == i ? 1:0;\012            valid_r[4] = tuples.hash_val[4] == i ? 1:0;\012            valid_r[5] = tuples.hash_val[5] == i ? 1:0;\012            valid_r[6] = tuples.hash_val[6] == i ? 1:0;\012            valid_r[7] = tuples.hash_val[7] == i ? 1:0;\012\012\012            uchar opcode = valid_r[0] + (valid_r[1] << 1) + (valid_r[2] << 2) + (valid_r[3] << 3) + (valid_r[4] << 4) + (valid_r[5] << 5) + (valid_r[6] << 6)\012                + (valid_r[7] << 7);\012                \012            shuffled_type shuff_ifo = decoder(opcode);\012  \012            filter_type filter;\012            filter.num = shuff_ifo.num;\012            idx[0] = shuff_ifo.idx & 0x7;\012            idx[1] = (shuff_ifo.idx >> 3) & 0x7;\012            idx[2] = (shuff_ifo.idx >> 6) & 0x7;\012            idx[3] = (shuff_ifo.idx >> 9) & 0x7;\012            idx[4] = (shuff_ifo.idx >> 12) & 0x7;\012            idx[5] = (shuff_ifo.idx >> 15) & 0x7;\012            idx[6] = (shuff_ifo.idx >> 18) & 0x7;\012            idx[7] = (shuff_ifo.idx >> 21) & 0x7;\012\012            if(tuples.data[7].x == ENDFLAG){\012              filter.end = 1; //printf(\"end !\\n\");\012            }\012            else\012              filter.end = 0;\012/*\012            int2 data_r_uint2[8];\012            data_r_uint2[0].x = data_r.s0;\012            data_r_uint2[0].y = data_r.s1;\012            data_r_uint2[1].x = data_r.s2;\012            data_r_uint2[1].y = data_r.s3;\012            data_r_uint2[2].x = data_r.s4;\012            data_r_uint2[2].y = data_r.s5;\012            data_r_uint2[3].x = data_r.s6;\012            data_r_uint2[3].y = data_r.s7;\012            data_r_uint2[4].x = data_r.s8;\012            data_r_uint2[4].y = data_r.s9;\012            data_r_uint2[5].x = data_r.sa;\012            data_r_uint2[5].y = data_r.sb;\012            data_r_uint2[6].x = data_r.sc;\012            data_r_uint2[6].y = data_r.sd;\012            data_r_uint2[7].x = data_r.se;\012            data_r_uint2[7].y = data_r.sf;\012*/\012\012           #pragma unroll 8\012            for(int j = 0; j < 8; j ++){  \012                uchar idx_t = idx[j];\012                filter.data[j] = tuples.data[idx_t];  //data_r_uint2[idx_t];\012            }\012            if(opcode | (tuples.data[7].x == ENDFLAG)){\012                write_channel_altera(toFilterCh[i], filter);\012            }\012        }\012    }   \012}\012\012__attribute__((task))\012__kernel void filter(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[0]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[0], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[0], filter.data[j]);\012        }\012      }\012    }\012}\012__attribute__((task))\012__kernel void filter1(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[1]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[1], ENDFLAG);\012       \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[1], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter2(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[2]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[2], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[2], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter3(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[3]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[3], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[3], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter4(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[4]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[4], ENDFLAG);\012       \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[4], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter5(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[5]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[5], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[5], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter6(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[6]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[6], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[6], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter7(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[7]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[7], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[7], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter8(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[8]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[8], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[8], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter9(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[9]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[9], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[9], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter10(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[10]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[10], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[10], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter11(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[11]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[11], ENDFLAG);\012       \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[11], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter12(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[12]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[12], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[12], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter13(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[13]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[13], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[13], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter14(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[14]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[14], ENDFLAG);\012        \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[14], filter.data[j]);\012        }\012      }\012    }\012}\012\012__attribute__((task))\012__kernel void filter15(){\012\012    while(true){ \012      filter_type filter = read_channel_altera(toFilterCh[15]);\012      if(filter.end){\012        write_channel_altera(filterFlagCh[15], ENDFLAG);\012       \012      }\012      else{\012        for(int j = 0; j < filter.num; j ++){ \012            write_channel_altera(buildCh[15], filter.data[j]);\012        }\012      }\012    }\012}\012\012__kernel void __attribute__((task)) processEdges(\012		__global int16* restrict tmpVertexProp,\012		__global const int* restrict sinkRange\012		)\012{	\012	uint dstStart = sinkRange[0];\012	uint dstEnd   = sinkRange[1];\012\012    uint vertexNum = dstEnd - dstStart;\012\012	int tmpVPropBuffer [VERTEX_MAX >> 4][16];\012 // load the vertex property to BRAM \012/*  \012	for(int k = 0; k < (VERTEX_MAX >> 4); k ++){\012		#pragma unroll 16\012		for(int i = 0; i < 16; i ++){\012			tmpVPropBuffer[k][i] = 0;//tmpVertexProp[k + i];		\012		}\012	}\012*/\012	bool engine_finish[16]; \012    uint filterEndFlag[16]; \012\012 	#pragma unroll 16\012    for(int j = 0; j < 16; j ++){\012      engine_finish[j] = false;\012      filterEndFlag[j] = false;\012    }\012\012    while(true){\012      #pragma unroll 16\012        for(int i = 0; i < 16; i ++){ \012        // each collect engine do their work\012        // low is active\012            int2 tmp_data = read_channel_nb_altera (buildCh[i], &engine_finish[i]);\012            if(engine_finish[i]){\012            	int dstVidx  = tmp_data.x; \012             	int score  = tmp_data.y;\012             	//printf(\"dstVidx %d \\n\", dstVidx);\012			 	int idx = (dstVidx - dstStart) >> LOG2_BRAM_BANK;\012			 	tmpVPropBuffer[idx][i] += score;\012            }\012\012          	bool valid_endflag;\012          	uint tmp_flag = read_channel_nb_altera (filterFlagCh[i], &valid_endflag);\012          	if(valid_endflag) filterEndFlag[i] = tmp_flag;\012        }\012      // low is active\012      bool all_finish = engine_finish[0] | engine_finish[1] | engine_finish[2] | engine_finish[3] | \012                        engine_finish[4] | engine_finish[5] | engine_finish[6] | engine_finish[7] |\012                        engine_finish[8] | engine_finish[9] | engine_finish[10] | engine_finish[11] | \012                        engine_finish[12] | engine_finish[13] | engine_finish[14] | engine_finish[15];\012\012      uint valid_endflag = filterEndFlag[0] & filterEndFlag[1]& filterEndFlag[2] & filterEndFlag[3] & \012                        filterEndFlag[4] & filterEndFlag[5] & filterEndFlag[6] & filterEndFlag[7] &\012                        filterEndFlag[8] & filterEndFlag[9]& filterEndFlag[10] & filterEndFlag[11] & \012                        filterEndFlag[12] & filterEndFlag[13] & filterEndFlag[14] & filterEndFlag[15] ;\012\012      if(valid_endflag == ENDFLAG && !all_finish) break; \012    }\012\012	// store back to DDR.\012	for(int k = 0; k < (vertexNum >> 4); k ++){\012\012		int16 tmpVertexProp_int16;\012		tmpVertexProp_int16.s0 = tmpVPropBuffer[k][0];\012		tmpVertexProp_int16.s1 = tmpVPropBuffer[k][1];\012		tmpVertexProp_int16.s2 = tmpVPropBuffer[k][2];\012		tmpVertexProp_int16.s3 = tmpVPropBuffer[k][3];\012		tmpVertexProp_int16.s4 = tmpVPropBuffer[k][4];\012		tmpVertexProp_int16.s5 = tmpVPropBuffer[k][5];\012		tmpVertexProp_int16.s6 = tmpVPropBuffer[k][6];\012		tmpVertexProp_int16.s7 = tmpVPropBuffer[k][7];\012		tmpVertexProp_int16.s8 = tmpVPropBuffer[k][8];\012		tmpVertexProp_int16.s9 = tmpVPropBuffer[k][9];\012		tmpVertexProp_int16.sa = tmpVPropBuffer[k][10];\012		tmpVertexProp_int16.sb = tmpVPropBuffer[k][11];\012		tmpVertexProp_int16.sc = tmpVPropBuffer[k][12];\012		tmpVertexProp_int16.sd = tmpVPropBuffer[k][13];\012		tmpVertexProp_int16.se = tmpVPropBuffer[k][14];\012		tmpVertexProp_int16.sf = tmpVPropBuffer[k][15];\012\012		tmpVertexProp[(dstStart >> 4)+ k] = tmpVertexProp_int16;\012		\012        tmpVPropBuffer[k][0] = 0;\012        tmpVPropBuffer[k][1] = 0;\012        tmpVPropBuffer[k][2] = 0;\012        tmpVPropBuffer[k][3] = 0;\012        tmpVPropBuffer[k][4] = 0;\012        tmpVPropBuffer[k][5] = 0;\012        tmpVPropBuffer[k][6] = 0;\012        tmpVPropBuffer[k][7] = 0;\012        tmpVPropBuffer[k][8] = 0;\012        tmpVPropBuffer[k][9] = 0;\012        tmpVPropBuffer[k][10] = 0;\012        tmpVPropBuffer[k][11] = 0;\012        tmpVPropBuffer[k][12] = 0;\012        tmpVPropBuffer[k][13] = 0;\012        tmpVPropBuffer[k][14] = 0;\012        tmpVPropBuffer[k][15] = 0;\012		// cannot work the unroll version -- do not know the reason \012		/*\012		#pragma unroll 16\012		for(int i = 0; i < 16; i ++){\012			tmpVertexProp[k + i] = tmpVPropBuffer[k][i];		\012		}\012		*/\012	}\012\012\012}\012\012__kernel void __attribute__((task)) vertexApply(\012		__global int* restrict vertexProp,\012		__global int* restrict tmpVertexProp,\012		__global int* restrict outDeg,\012		__global int* restrict vertexScore,\012		__global int* restrict error,\012		const int vertexNum,\012		const int base_score\012		)\012{	\012	  int error_l[8] = {0};\012#pragma unroll 8\012	for(int i = 0; i < vertexNum; i++){\012		int tProp = tmpVertexProp[i];\012		int old_score = vertexProp[i];\012		int out_deg = outDeg[i];\012		int new_score = base_score + ((kDamp * tProp) >> 7);\012\012		vertexProp[i] = new_score;\012		error_l[i & 0x7] += (new_score - old_score) > 0? (new_score - old_score) : (old_score - new_score) ;\012		if(out_deg) vertexScore[i] = new_score/out_deg;\012	}\012\012  int total_error = 0;\012#pragma unroll 8\012  for(int i = 0; i < 8; i ++)\012	  total_error += error_l[i];\012    \012  error[0] = total_error;\012}\012"}];