Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'LED_DRV'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o LED_DRV_map.ncd LED_DRV.ngd LED_DRV.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Thu Dec 21 13:44:26 2023

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   134 out of 202,800    1%
    Number used as Flip Flops:                 134
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        123 out of 101,400    1%
    Number used as logic:                      121 out of 101,400    1%
      Number using O6 output only:              87
      Number using O5 output only:              17
      Number using O5 and O6:                   17
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      1
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    72 out of  25,350    1%
  Number of LUT Flip Flop pairs used:          174
    Number with an unused Flip Flop:            60 out of     174   34%
    Number with an unused LUT:                  51 out of     174   29%
    Number of fully used LUT-FF pairs:          63 out of     174   36%
    Number of unique control sets:               6
    Number of slice register sites lost
      to control set restrictions:              18 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        24 out of     400    6%
    Number of LOCed IOBs:                       24 out of      24  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     400    1%
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.46

Peak Memory Usage:  1320 MB
Total REAL time to MAP completion:  14 secs 
Total CPU time to MAP completion:   14 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network SW<13> has no load.
INFO:LIT:395 - The above info message is repeated 13 more times for the
   following (max. 5 shown):
   SW<12>,
   SW<11>,
   SW<10>,
   SW<9>,
   SW<8>
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  30 block(s) removed
  57 block(s) optimized away
  25 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "m0/m4/XLXI_9/XLXI_7/XLXI_6" (OR) removed.
 The signal "m0/m4/XLXI_9/XLXI_7/XLXN_14" is loadless and has been removed.
  Loadless block "m0/m4/XLXI_9/XLXI_7/XLXI_5" (AND) removed.
 The signal "m0/m4/XLXI_9/XLXI_7/XLXN_13" is loadless and has been removed.
  Loadless block "m0/m4/XLXI_9/XLXI_7/XLXI_4" (AND) removed.
 The signal "m0/m4/XLXI_9/XLXI_7/XLXN_12" is loadless and has been removed.
  Loadless block "m0/m4/XLXI_9/XLXI_7/XLXI_3" (AND) removed.
Loadless block "m1/m4/XLXI_9/XLXI_7/XLXI_6" (OR) removed.
 The signal "m1/m4/XLXI_9/XLXI_7/XLXN_14" is loadless and has been removed.
  Loadless block "m1/m4/XLXI_9/XLXI_7/XLXI_5" (AND) removed.
 The signal "m1/m4/XLXI_9/XLXI_7/XLXN_13" is loadless and has been removed.
  Loadless block "m1/m4/XLXI_9/XLXI_7/XLXI_4" (AND) removed.
 The signal "m1/m4/XLXI_9/XLXI_7/XLXN_12" is loadless and has been removed.
  Loadless block "m1/m4/XLXI_9/XLXI_7/XLXI_3" (AND) removed.
Loadless block "m2/m4/XLXI_9/XLXI_7/XLXI_6" (OR) removed.
 The signal "m2/m4/XLXI_9/XLXI_7/XLXN_14" is loadless and has been removed.
  Loadless block "m2/m4/XLXI_9/XLXI_7/XLXI_5" (AND) removed.
 The signal "m2/m4/XLXI_9/XLXI_7/XLXN_13" is loadless and has been removed.
  Loadless block "m2/m4/XLXI_9/XLXI_7/XLXI_4" (AND) removed.
 The signal "m2/m4/XLXI_9/XLXI_7/XLXN_12" is loadless and has been removed.
  Loadless block "m2/m4/XLXI_9/XLXI_7/XLXI_3" (AND) removed.
Loadless block "m3/m4/XLXI_9/XLXI_7/XLXI_6" (OR) removed.
 The signal "m3/m4/XLXI_9/XLXI_7/XLXN_14" is loadless and has been removed.
  Loadless block "m3/m4/XLXI_9/XLXI_7/XLXI_5" (AND) removed.
 The signal "m3/m4/XLXI_9/XLXI_7/XLXN_13" is loadless and has been removed.
  Loadless block "m3/m4/XLXI_9/XLXI_7/XLXI_4" (AND) removed.
 The signal "m3/m4/XLXI_9/XLXI_7/XLXN_12" is loadless and has been removed.
  Loadless block "m3/m4/XLXI_9/XLXI_7/XLXI_3" (AND) removed.
Loadless block "m5/m8" (FF) removed.
 The signal "m5/S_L_S_L_OR_9_o" is loadless and has been removed.
  Loadless block "m5/S_L_S_L_OR_9_o1" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "m9/XLXI_2/XLXI_4/XLXN_10" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_4/XLXI_1" (AND) removed.
  The signal "m9/XLXI_2/XLXI_4/XLXN_9" is unused and has been removed.
   Unused block "m9/XLXI_2/XLXI_4/XLXI_3" (BUF) removed.
  The signal "m9/XLXI_2/XLXI_4/XLXN_8" is unused and has been removed.
   Unused block "m9/XLXI_2/XLXI_4/XLXI_2" (BUF) removed.
The signal "m9/XLXI_2/XLXI_4/XLXN_11" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_4/XLXI_4" (AND) removed.
The signal "m9/XLXI_2/XLXI_4/XLXN_13" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_4/XLXI_6" (AND) removed.
The signal "m9/XLXI_2/XLXI_4/XLXN_12" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_4/XLXI_5" (AND) removed.
The signal "m9/XLXI_2/XLXI_3/XLXN_10" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_3/XLXI_1" (AND) removed.
  The signal "m9/XLXI_2/XLXI_3/XLXN_9" is unused and has been removed.
   Unused block "m9/XLXI_2/XLXI_3/XLXI_3" (BUF) removed.
  The signal "m9/XLXI_2/XLXI_3/XLXN_8" is unused and has been removed.
   Unused block "m9/XLXI_2/XLXI_3/XLXI_2" (BUF) removed.
The signal "m9/XLXI_2/XLXI_3/XLXN_11" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_3/XLXI_4" (AND) removed.
The signal "m9/XLXI_2/XLXI_3/XLXN_13" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_3/XLXI_6" (AND) removed.
The signal "m9/XLXI_2/XLXI_3/XLXN_12" is unused and has been removed.
 Unused block "m9/XLXI_2/XLXI_3/XLXI_5" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
AND2 		m0/m4/XLXI_6/XLXI_7/XLXI_4
AND2 		m0/m4/XLXI_6/XLXI_7/XLXI_5
XOR2 		m0/m4/XLXI_6/XLXI_8
AND2 		m0/m4/XLXI_7/XLXI_7/XLXI_3
AND2 		m0/m4/XLXI_7/XLXI_7/XLXI_4
XOR2 		m0/m4/XLXI_7/XLXI_8
AND2 		m0/m4/XLXI_8/XLXI_7/XLXI_3
AND2 		m0/m4/XLXI_8/XLXI_7/XLXI_4
XOR2 		m0/m4/XLXI_8/XLXI_8
XOR2 		m0/m4/XLXI_9/XLXI_8
AND2 		m1/m4/XLXI_6/XLXI_7/XLXI_4
AND2 		m1/m4/XLXI_6/XLXI_7/XLXI_5
XOR2 		m1/m4/XLXI_6/XLXI_8
AND2 		m1/m4/XLXI_7/XLXI_7/XLXI_3
AND2 		m1/m4/XLXI_7/XLXI_7/XLXI_4
XOR2 		m1/m4/XLXI_7/XLXI_8
AND2 		m1/m4/XLXI_8/XLXI_7/XLXI_3
AND2 		m1/m4/XLXI_8/XLXI_7/XLXI_4
XOR2 		m1/m4/XLXI_8/XLXI_8
XOR2 		m1/m4/XLXI_9/XLXI_8
AND2 		m2/m4/XLXI_6/XLXI_7/XLXI_4
AND2 		m2/m4/XLXI_6/XLXI_7/XLXI_5
XOR2 		m2/m4/XLXI_6/XLXI_8
AND2 		m2/m4/XLXI_7/XLXI_7/XLXI_3
AND2 		m2/m4/XLXI_7/XLXI_7/XLXI_4
XOR2 		m2/m4/XLXI_7/XLXI_8
AND2 		m2/m4/XLXI_8/XLXI_7/XLXI_3
AND2 		m2/m4/XLXI_8/XLXI_7/XLXI_4
XOR2 		m2/m4/XLXI_8/XLXI_8
XOR2 		m2/m4/XLXI_9/XLXI_8
AND2 		m3/m4/XLXI_6/XLXI_7/XLXI_4
AND2 		m3/m4/XLXI_6/XLXI_7/XLXI_5
XOR2 		m3/m4/XLXI_6/XLXI_8
AND2 		m3/m4/XLXI_7/XLXI_7/XLXI_3
AND2 		m3/m4/XLXI_7/XLXI_7/XLXI_4
XOR2 		m3/m4/XLXI_7/XLXI_8
AND2 		m3/m4/XLXI_8/XLXI_7/XLXI_3
AND2 		m3/m4/XLXI_8/XLXI_7/XLXI_4
XOR2 		m3/m4/XLXI_8/XLXI_8
XOR2 		m3/m4/XLXI_9/XLXI_8
AND2 		m9/XLXI_2/XLXI_3/XLXI_10
OR4 		m9/XLXI_2/XLXI_3/XLXI_11
AND2 		m9/XLXI_2/XLXI_3/XLXI_7
AND2 		m9/XLXI_2/XLXI_3/XLXI_8
AND2 		m9/XLXI_2/XLXI_3/XLXI_9
AND2 		m9/XLXI_2/XLXI_4/XLXI_10
OR4 		m9/XLXI_2/XLXI_4/XLXI_11
AND2 		m9/XLXI_2/XLXI_4/XLXI_7
AND2 		m9/XLXI_2/XLXI_4/XLXI_8
AND2 		m9/XLXI_2/XLXI_4/XLXI_9
AND2 		m9/XLXI_2/XLXI_5/XLXI_12
AND2 		m9/XLXI_2/XLXI_5/XLXI_17
AND2 		m9/XLXI_2/XLXI_5/XLXI_22
AND2 		m9/XLXI_2/XLXI_5/XLXI_7
VCC 		m9/XLXI_2/XLXI_6
GND 		m9/XLXI_2/XLXI_7
INV 		m9/XLXI_3/XLXI_9

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AN<0>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<1>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<2>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<3>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BTNX4                              | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| LED_CLK                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_CLR                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_D0                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_EN                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW<14>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<15>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| Segment<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<4>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<5>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<6>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Segment<7>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| btn<0>                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn<1>                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn<2>                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| btn<3>                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
