// Seed: 2558378383
module module_0 #(
    parameter id_0 = 32'd18
) (
    input  tri0 _id_0,
    input  tri1 id_1,
    output wor  id_2
);
  wire id_4;
  logic [id_0 : 1] id_5;
  wire id_6;
  always @(posedge -1) release id_2;
  assign id_5 = 1;
  localparam id_7 = -1'h0 - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_6 = 32'd23,
    parameter id_9 = 32'd67
) (
    input tri id_0,
    input supply1 _id_1,
    output wire id_2,
    output wire id_3,
    input tri1 id_4,
    output logic id_5,
    input supply1 _id_6,
    output tri1 id_7
);
  assign id_5 = 1'b0;
  assign id_7 = 1;
  always @(posedge id_6) begin : LABEL_0
    id_5 <= id_0;
  end
  final $signed(13);
  ;
  localparam id_9 = -1;
  assign id_5 = id_1;
  always assign id_2 = 1;
  wire id_10;
  assign id_2 = id_0;
  wire ["" &&  id_1 : id_1] id_11;
  wire [1 : id_9] id_12;
  localparam id_13 = -1;
  wire [1 : id_6] id_14;
  module_0 modCall_1 (
      id_9,
      id_0,
      id_7
  );
  assign modCall_1.id_2 = 0;
  wire id_15;
  ;
endmodule
