// Seed: 3465106921
module module_0 (
    input wand id_0
    , id_6,
    input supply0 id_1,
    output wand id_2,
    output uwire id_3,
    output tri id_4
);
  assign id_3 = id_6;
  assign module_1.id_8 = 0;
  logic id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1
    , id_13, id_14,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output uwire id_6,
    input wor id_7,
    output uwire id_8,
    output supply0 id_9,
    input tri0 id_10,
    output tri id_11
);
  assign id_13 = 1'b0 * id_7 + id_13;
  assign id_14 = id_10;
  generate
    assign id_2 = id_10;
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_10,
      id_6,
      id_9,
      id_9
  );
endmodule
