$date
	Sun Oct 23 10:11:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#57126
b11010 &
b11010 %
1$
b11010 !
1"
#57127
0"
#57130
b1101 &
b1101 %
#57134
b101000 &
b101000 %
#57138
b10100 &
b10100 %
#57142
b1010 &
b1010 %
#57146
b101 &
b101 %
#57150
b10000 &
b10000 %
#57154
b1000 &
b1000 %
#57158
b100 &
b100 %
#57162
b10 &
b10 %
#57166
b1 &
1#
b1 %
#57170
b0 &
b0 %
0#
0$
#1072675
1"
#1072678
b11010 &
b11010 %
1$
#1072679
0"
#1072682
b1101 &
b1101 %
#1072686
b101000 &
b101000 %
#1072690
b10100 &
b10100 %
#1072694
b1010 &
b1010 %
#1072698
b101 &
b101 %
#1072702
b10000 &
b10000 %
#1072706
b1000 &
b1000 %
#1072710
b100 &
b100 %
#1072714
b10 &
b10 %
#1072718
b1 &
1#
b1 %
#1072722
b0 &
b0 %
0#
0$
#2102969
b1101 !
1"
#2102970
b1101 &
b1101 %
1$
#2102971
0"
#2102974
b101000 &
b101000 %
#2102978
b10100 &
b10100 %
#2102982
b1010 &
b1010 %
#2102986
b101 &
b101 %
#2102990
b10000 &
b10000 %
#2102994
b1000 &
b1000 %
#2102998
b100 &
b100 %
#2103002
b10 &
b10 %
#2103006
b1 &
1#
b1 %
#2103010
b0 &
b0 %
0#
0$
#4500012
