strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc8aada1510>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc8aada1650>",
		fillcolor=firebrick,
		label="26:NS
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc8aada1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "26:NS"	[cond="['q']",
		label="!((q == 9))",
		lineno=23];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc8aada1890>",
		fillcolor=firebrick,
		label="24:NS
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc8aada1890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "24:NS"	[cond="['q']",
		label="(q == 9)",
		lineno=23];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc8aada1a90>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc8aada1ad0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc8aada1b10>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc8aada1b50>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc8aada1b90>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['slowena']",
		label=slowena,
		lineno=21];
	"15:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc8aada1c10>",
		fillcolor=turquoise,
		label="16:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc8aada1c50>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"26:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc8aada1e90>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
