\hypertarget{stm32h7xx__hal__sram_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+sram.\+h}
\label{stm32h7xx__hal__sram_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_sram.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_sram.h}}
\mbox{\hyperlink{stm32h7xx__hal__sram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_SRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_SRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00025}00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00029}00029\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00030}00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00047}\mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{00047}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00048}00048\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00049}\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{00049}}\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\_SRAM\_STATE\_RESET}}\ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00050}\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{00050}}\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}}\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00051}\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{00051}}\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}}\ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00052}\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77}{00052}}\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77}{HAL\_SRAM\_STATE\_ERROR}}\ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00053}00053\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}\ =\ 0x04U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00055}\mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{00055}}\ \}\ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00060}00060\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00061}00061\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00062}00062\ \#else}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00063}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{00063}}\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00064}00064\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00065}00065\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00066}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{00066}}\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00068}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}{00068}}\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ \ *\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}{Extended}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00070}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{00070}}\ \ \ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\_NORSRAM\_InitTypeDef}}\ \ \ \ \ \ \ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00072}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{00072}}\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00074}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{00074}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ \ \ \ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00076}\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{00076}}\ \ \ \mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00078}00078\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00079}00079\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef\ *hsram);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00080}00080\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef\ *hsram);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00081}00081\ \ \ void\ (*\ DmaXferCpltCallback)(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00082}00082\ \ \ void\ (*\ DmaXferErrorCallback)(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00083}00083\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00084}00084\ \}\ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00085}00085\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00086}00086\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00090}00090\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00091}00091\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00092}00092\ \ \ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00093}00093\ \ \ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00094}00094\ \ \ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00095}00095\ \ \ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ \ \ =\ 0x03U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00096}00096\ \}\ HAL\_SRAM\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00101}00101\ \textcolor{keyword}{typedef}\ void\ (*pSRAM\_CallbackTypeDef)(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00102}00102\ \textcolor{keyword}{typedef}\ void\ (*pSRAM\_DmaCallbackTypeDef)(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00103}00103\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00108}00108\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00109}00109\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00119}00119\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SRAM\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00125}00125\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00126}\mbox{\hyperlink{group___s_r_a_m___exported___macros_ga55d23fcccd3a3a2c9280fcddc691068a}{00126}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SRAM\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00127}00127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00133}00133\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00142}00142\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00143}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga5842df0a34a446fcd9a12f2857038ccd}{00143}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga5842df0a34a446fcd9a12f2857038ccd}{HAL\_SRAM\_Init}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00144}00144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\_NORSRAM\_TimingTypeDef}}\ *ExtTiming);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00145}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_gabadc6ca2f2ff6332e22ff01d704282c0}{00145}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_gabadc6ca2f2ff6332e22ff01d704282c0}{HAL\_SRAM\_DeInit}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00146}00146\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga2510895288240fa3b7c4a1e3310abf10}{HAL\_SRAM\_MspInit}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00147}00147\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga41873884e9e602b9b3e44659ed7c5931}{HAL\_SRAM\_MspDeInit}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00157}00157\ \textcolor{comment}{/*\ I/O\ operation\ functions\ \ ***************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00158}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}{00158}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}{HAL\_SRAM\_Read\_8b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00159}00159\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00160}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}{00160}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}{HAL\_SRAM\_Write\_8b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00161}00161\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00162}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}{00162}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}{HAL\_SRAM\_Read\_16b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00163}00163\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00164}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}{00164}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}{HAL\_SRAM\_Write\_16b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00166}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}{00166}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}{HAL\_SRAM\_Read\_32b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00167}00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00168}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}{00168}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}{HAL\_SRAM\_Write\_32b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00169}00169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00170}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}{00170}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}{HAL\_SRAM\_Read\_DMA}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00171}00171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00172}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}{00172}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}{HAL\_SRAM\_Write\_DMA}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00175}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{00175}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\_SRAM\_DMA\_XferCpltCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00176}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{00176}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\_SRAM\_DMA\_XferErrorCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00178}00178\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00179}00179\ \textcolor{comment}{/*\ SRAM\ callback\ registering/unregistering\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00180}00180\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterCallback(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00181}00181\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00182}00182\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_UnRegisterCallback(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00183}00183\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterDmaCallback(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00184}00184\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_DmaCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00185}00185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00195}00195\ \textcolor{comment}{/*\ SRAM\ Control\ functions\ \ ****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00196}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga52f56b344b30d6756152f6789d90dc16}{00196}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga52f56b344b30d6756152f6789d90dc16}{HAL\_SRAM\_WriteOperation\_Enable}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00197}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga4bfd376d61a63cea7c845753cca4f3e7}{00197}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga4bfd376d61a63cea7c845753cca4f3e7}{HAL\_SRAM\_WriteOperation\_Disable}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00207}00207\ \textcolor{comment}{/*\ SRAM\ \ State\ functions\ ******************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00208}\mbox{\hyperlink{group___s_r_a_m___exported___functions___group4_gacbdc09f3583e442e2b56ef5906721fc8}{00208}}\ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group4_gacbdc09f3583e442e2b56ef5906721fc8}{HAL\_SRAM\_GetState}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00227}00227\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00228}00228\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00229}00229\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00231}00231\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_SRAM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00232}00232\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8h_source_l00233}00233\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
