# Compile of tb_FSM_Start.sv was successful.
# Compile of FSM_Start.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb_FSM_Start
# vsim work.tb_FSM_Start 
# Start time: 22:06:04 on Jun 16,2025
# Loading sv_std.std
# Loading work.tb_FSM_Start
# Loading work.FSM_Start
add wave -position insertpoint  \
sim:/tb_FSM_Start/clk \
sim:/tb_FSM_Start/rst \
sim:/tb_FSM_Start/start
run -all
# ** Note: $finish    : C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Start/tb_FSM_Start.sv(34)
#    Time: 90 ps  Iteration: 0  Instance: /tb_FSM_Start
# 1
# Break in Module tb_FSM_Start at C:/Users/mudzo/Desktop/CPEN311/RC4_Decryption/rtl/FSM_Start/tb_FSM_Start.sv line 34
# End time: 22:09:14 on Jun 16,2025, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
