##########################################################################################
# Tool: Fusion Compiler
# Script: init_design.tcl
# Version: T-2022.03
# Copyright (C) 2014-2022 Synopsys, Inc. All rights reserved.
##########################################################################################
#source /nfs_project/castor/pd_home/eFPGA/pass_20230407_DTI_CLB_1.6.60/CLB_FC/rm_utilities/procs_global.tcl
source ../rm_utilities/procs_global.tcl
#source /nfs_project/castor/pd_home/eFPGA/pass_20230407_DTI_CLB_1.6.60/CLB_FC/rm_utilities/procs_fc.tcl
source ../rm_utilities/procs_fc.tcl
 
rm_source -file ../rm_setup/design_setup.tcl
rm_source -file ../rm_setup/fc_setup.tcl
rm_source -file ../rm_setup/header_fc.tcl
rm_source -file ../rm_setup/fc_dp_setup.tcl
rm_source -file ../rm_setup/sidefile_setup.tcl -after_file ../rm_user_plugin_scripts/sidefile_setup_override.tcl
if {[file exists header_from_dprm.tcl]} {rm_source -file header_from_dprm.tcl}

if { [info exists env(RM_VARFILE)] } {
  if { [file exists $env(RM_VARFILE)] } {
    rm_source -file $env(RM_VARFILE)
  } else {
    puts "RM-error: env(RM_VARFILE) specified but not found"
  }
}

if {[info exist INCREMENTAL_INIT_DESIGN]} {rm_source -file ../rm_setup/incremental_design_setup.tcl}
#if {$HPC_CORE != ""} {rm_source -file sidefile_setup_hpc_core.tcl}

set REPORT_PREFIX $INIT_DESIGN_BLOCK_NAME
file mkdir ${REPORTS_DIR}/${REPORT_PREFIX}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}/run_start.rpt {run_start}

rm_source -file $TCL_USER_INIT_DESIGN_PRE_SCRIPT -optional -print "TCL_USER_INIT_DESIGN_PRE_SCRIPT"

########################################################################
## Design library creation/import
########################################################################
if {$INIT_DESIGN_INPUT == "NDM"} {
	if {[file exists $DESIGN_LIBRARY] && $INIT_DESIGN_INPUT_BLOCK_NAME != ""} {
        	if {[file exists $DESIGN_LIBRARY]} {
			file delete -force $DESIGN_LIBRARY
		}
		## Copy the library and final label from DP RM output
		copy_lib -from_lib ${INIT_DESIGN_INPUT_LIBRARY} -to_lib ${DESIGN_LIBRARY} -no_design
		copy_block -from ${INIT_DESIGN_INPUT_LIBRARY}:${DESIGN_NAME}/${INIT_DESIGN_INPUT_BLOCK_NAME} -to ${DESIGN_LIBRARY}:${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
		close_lib ${INIT_DESIGN_INPUT_LIBRARY}
		current_lib ${DESIGN_LIBRARY}
		current_block ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
		
		if {$SET_QOR_STRATEGY_MODE == "early_design"} {
			## Automatically enable lenient policy for early_design mode 
			set_early_data_check_policy -policy lenient -if_not_exist
		} elseif {$EARLY_DATA_CHECK_POLICY != "none"} {
			## Design check manager
			set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY -if_not_exist
		}
		
		if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
			## For top or intermediate level of hier designs:
			## - Copy the library and final label from hier DP RM output
			## - Change block reference libraries and abstracts to PNR RM output
			if {$USE_ABSTRACTS_FOR_BLOCKS != ""} {
				set label_name $BLOCK_ABSTRACT_FOR_COMPILE 
				set top_block [current_block]
				foreach BLOCK $SUB_BLOCK_REFS {
					if {[lsearch $SUB_BLOCK_LIBRARIES *${BLOCK}${LIBRARY_SUFFIX}] >= 0} {
						set library [lindex $SUB_BLOCK_LIBRARIES [lsearch $SUB_BLOCK_LIBRARIES *${BLOCK}${LIBRARY_SUFFIX}]]
						puts "RM-info: Swap abstract for $BLOCK to PNR block library and block label $BLOCK_ABSTRACT_FOR_COMPILE."
						open_lib -read $library
						current_block $top_block
						change_abstract -lib [get_libs -explicit ${BLOCK}${LIBRARY_SUFFIX}] -ref ${BLOCK} -label $BLOCK_ABSTRACT_FOR_COMPILE -update_ref_libs
						close_lib $library
						current_block $top_block
					} else {
						puts "RM-error: Library does not exist for ${BLOCK}${LIBRARY_SUFFIX}. Exiting"
						exit
					}
				}
				report_abstracts
			}

			## Set the editability of the sub-blocks to false
       			set_editability -blocks [get_blocks -hierarchical] -value false
        		report_editability -blocks [get_blocks -hierarchical]

			## Ignore the sub-blocks (bound to abstracts) internal timing paths
			if {$USE_ABSTRACTS_FOR_BLOCKS != ""} {
              			set_timing_paths_disabled_blocks -all_sub_blocks
			}		
		}
	} else {
		puts "RM-error: INIT_DESIGN_INPUT is set to NDM but either DESIGN_LIBRARY or INIT_DESIGN_INPUT_BLOCK_NAME is invalid. Please fix it before you continue."
		exit
	}
	if {$RESET_CHECK_STAGE_SETTINGS == "all"} {
	        reset_app_options compile*
	        reset_app_options place_opt*
		reset_app_options place.coarse*
	        reset_app_options refine*
	        reset_app_options clock_opt*
	        reset_app_options cts*
	        reset_app_options multibit*
	        reset_app_options extract*
	        reset_app_options time*
	        reset_app_options power*
	        reset_app_options opt*
	        reset_app_options route*
	        reset_app_options ccd*
	}
} ;# INIT_DESIGN_INPUT == NDM

if {$INIT_DESIGN_INPUT == "RTL"} {
	if {$RTL_SOURCE_FORMAT != "elaborated_ndm"} {
		if {[file exists $DESIGN_LIBRARY]} {
			file delete -force $DESIGN_LIBRARY
		}
		set create_lib_cmd "create_lib $DESIGN_LIBRARY"
		if {[file exists [which $TECH_FILE]]} {
			lappend create_lib_cmd -tech $TECH_FILE ;# recommended
		} elseif {$TECH_LIB != ""} {
			lappend create_lib_cmd -use_technology_lib $TECH_LIB ;# optional
		}
		if {$DESIGN_LIBRARY_SCALE_FACTOR != ""} {lappend create_lib_cmd -scale_factor $DESIGN_LIBRARY_SCALE_FACTOR}

		## Library configuration flow: calls library manager under the hood to generate .nlibs, store, and link them
		#  - To enable it, in design_setup.tcl, set LIBRARY_CONFIGURATION_FLOW to true,
		#    specify LINK_LIBRARY with .db files, and specify REFERENCE_LIBRARY with physical source files. 
		if {$LIBRARY_CONFIGURATION_FLOW} {set link_library $LINK_LIBRARY}
		lappend create_lib_cmd -ref_libs "$REFERENCE_LIBRARY $SUB_BLOCK_LIBRARIES"
		puts "RM-info: $create_lib_cmd"
		eval ${create_lib_cmd}
		redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_ref_libs {report_ref_libs}
	}

	#################################################################################
	## Read in the RTL design
	#################################################################################
	set_svf ${OUTPUTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.svf

	# Controls HDLC naming style settings to make it easier to apply; the same UPF file across multiple tools at the RTL level
	set_app_options -name hdlin.naming.upf_compatible -value true
		
	rm_source -file $TCL_USER_READ_RTL_PRE_SCRIPT -optional -print "TCL_USER_READ_RTL_PRE_SCRIPT"
	
	#Added by ULKA
	#source ./include_file.tcl
	#Stopped by ULKA

	## Analyze / Elaborate
	switch ${RTL_SOURCE_FORMAT} {
	        sverilog {
	                analyze -format sverilog ${RTL_SOURCE_FILES}
	                elaborate ${DESIGN_NAME}
#			source scripts/read_design.tcl 
                	# Following is applicable for designs wtih physical hierarchy; for intermediate and top-levels
                	# Specify the label of the sub-block to which sub-block instances are to be linked
                	if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom" && $BLOCK_ABSTRACT_FOR_COMPILE != ""} {
				set_label_switch_list  "$BLOCK_ABSTRACT_FOR_COMPILE"
                	}
                	set_top_module ${DESIGN_NAME}
        	}
        	verilog {
        	        analyze -format verilog ${RTL_SOURCE_FILES}
        	        elaborate ${DESIGN_NAME}

                	# Following is applicable for designs wtih physical hierarchy; for intermediate and top-levels
                	# Specify the label of the sub-block to which sub-block instances are to be linked
                	if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom" && $BLOCK_ABSTRACT_FOR_COMPILE != ""} {
				set_label_switch_list  "$BLOCK_ABSTRACT_FOR_COMPILE"
                	}
                	set_top_module ${DESIGN_NAME}
        	}
        	vhdl {
                	analyze -format vhdl ${RTL_SOURCE_FILES}
                	elaborate ${DESIGN_NAME}

                	# Following is applicable for designs wtih physical hierarchy; for intermediate and top-levels
                	# Specify the label of the sub-block to which sub-block instances are to be linked
                	if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom" && $BLOCK_ABSTRACT_FOR_COMPILE != ""} {
				set_label_switch_list  "$BLOCK_ABSTRACT_FOR_COMPILE"
                	}
                	set_top_module ${DESIGN_NAME}
        	}
        	script {
			if {![rm_source -file $FC_RTL_READ_SCRIPT]} {
			## Note : The following executes only if FC_RTL_READ_SCRIPT is not sourced
				exit
			}
        	}
        	elaborated_ndm {
			if {[file exists $DESIGN_LIBRARY] && $INIT_DESIGN_INPUT_BLOCK_NAME != ""} {
				open_lib ${DESIGN_LIBRARY}
				copy_block -from ${INIT_DESIGN_INPUT_BLOCK_NAME} -to ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
				current_block ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
			} else {
				puts "RM-error: RTL_SOURCE_FORMAT is set to elaborated_ndm but either DESIGN_LIBRARY or INIT_DESIGN_INPUT_BLOCK_NAME is invalid. Please fix it before you continue."
				exit
			}
        	}
        	default {
        	        puts "RM-error: Unknown RTL_READ_FORMAT(${RTL_READ_FORMAT})"
        	        exit 
        	}
	} ;# switch

	if {$SET_QOR_STRATEGY_MODE == "early_design"} {
		## Automatically enable lenient policy for early_design mode 
		set_early_data_check_policy -policy lenient -if_not_exist
	} elseif {$EARLY_DATA_CHECK_POLICY != "none"} {
		## Design check manager
		set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY -if_not_exist
	}

	save_block -as ${DESIGN_NAME}/${READ_RTL_BLOCK_NAME}

	rm_source -file $TCL_USER_READ_RTL_POST_SCRIPT -optional -print "TCL_USER_READ_RTL_POST_SCRIPT"

	## Assure unique module names including hierarchical integration. Must run before physical constraints applied for MV designs
	set_app_option -name design.uniquify_naming_style -value ${DESIGN_NAME}_%s_%d
	set uniquify_cmd "uniquify $UNIQUIFY_OPTIONS"
	puts "RM-info: Uniquify the Design: $uniquify_cmd"
	eval ${uniquify_cmd}

	## Design mismatch reports
	redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/check_design.design_mismatch {check_design -ems_database check_design.design_mismatch.ems -checks design_mismatch}
	redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_design_mismatch {report_design_mismatch -verbose}
	redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_unbound {report_unbound}

	## start SAIF mapping database
	saif_map -start
	
	## DFT Ports
	rm_source -file $DFT_PORTS_FILE -optional -print "DFT_PORTS_FILE"
	rm_source -file $TCL_USER_CREATE_DFT_PORTS_POST_SCRIPT -optional -print "TCL_USER_CREATE_DFT_PORTS_POST_SCRIPT"
	
	################################################################
	## Read and commit the UPF file(s)  
	################################################################
	if {$UPF_MODE == "golden"} {set_app_options -name mv.upf.enable_golden_upf -value true}
	if {$UPF_MODE != "none"} {
		if {[file exists [which $UPF_FILE]]} {
	      		load_upf $UPF_FILE
			## Read the supply set file
			if {[file exists [which $UPF_UPDATE_SUPPLY_SET_FILE]]} {
			      load_upf $UPF_UPDATE_SUPPLY_SET_FILE
			} elseif {$UPF_UPDATE_SUPPLY_SET_FILE != ""} {
			      puts "RM-error: UPF_UPDATE_SUPPLY_SET_FILE($UPF_UPDATE_SUPPLY_SET_FILE) is invalid. Please correct it."
			}
			puts "RM-info: Running commit_upf"
	      		commit_upf
		} elseif {$UPF_FILE != ""} {
	      		puts "RM-error : UPF file($UPF_FILE) is invalid. Please correct it."
		}
	}

	if {$TECHNOLOGY_NODE != "" && !$SET_TECHNOLOGY_AFTER_FLOORPLAN} {
		set_technology -node $TECHNOLOGY_NODE
	}
} ;# INIT_DESIGN_INPUT == RTL

if {$INIT_DESIGN_INPUT == "ASCII"} {
        if {[file exists $DESIGN_LIBRARY]} {
                #file delete -force $DESIGN_LIBRARY
		open_lib ${DESIGN_LIBRARY}
        } else {
        	set create_lib_cmd "create_lib $DESIGN_LIBRARY"
        	if {[file exists [which $TECH_FILE]]} {
        	        lappend create_lib_cmd -tech $TECH_FILE ;# recommended
        	} elseif {$TECH_LIB != ""} {
        	        lappend create_lib_cmd -use_technology_lib $TECH_LIB ;# optional
        	}
        	if {$DESIGN_LIBRARY_SCALE_FACTOR != ""} {lappend create_lib_cmd -scale_factor $DESIGN_LIBRARY_SCALE_FACTOR}

        	## Library configuration flow: calls library manager under the hood to generate .nlibs, store, and link them
        	#  - To enable it, in design_setup.tcl, set LIBRARY_CONFIGURATION_FLOW to true,
        	#    specify LINK_LIBRARY with .db files, and specify REFERENCE_LIBRARY with physical source files. 
        	if {$LIBRARY_CONFIGURATION_FLOW} {set link_library $LINK_LIBRARY}

        	lappend create_lib_cmd -ref_libs $REFERENCE_LIBRARY
        	puts "RM-info: $create_lib_cmd"
		eval ${create_lib_cmd}
		redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_ref_libs {report_ref_libs}
	}
}
if {[info exists INCREMENTAL_INIT_DESIGN] && ($INIT_DESIGN_INPUT == "ASCII" || $INIT_DESIGN_INPUT == "NDM")} {
        ########################################################################
        ## Design creation : read the verilog
        ########################################################################
        read_verilog -top $DESIGN_NAME $VERILOG_NETLIST_FILES
        current_block $DESIGN_NAME
        if {$SET_QOR_STRATEGY_MODE == "early_design"} {
                ## Automatically enable lenient policy for early_design mode 
                set_early_data_check_policy -policy lenient -if_not_exist
        } elseif {$EARLY_DATA_CHECK_POLICY != "none"} {
                ## Design check manager
                set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY -if_not_exist
        }
        link_block
        save_lib

        ################################################################
        ## Design creation : Read UPF file(s)  
        ################################################################
        ## For golden UPF flow only (if supplemental UPF is provided): enable golden UPF flow before reading UPF
        if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {set_app_options -name mv.upf.enable_golden_upf -value true}
        if {[file exists [which $UPF_FILE]]} {
                load_upf $UPF_FILE

                ## For golden UPF flow only (if supplemental UPF is provided): read supplemental UPF file
                if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
                        load_upf -supplemental $UPF_SUPPLEMENTAL_FILE
                } elseif {$UPF_SUPPLEMENTAL_FILE != ""} {
                        puts "RM-error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."
                }

                ## Read the supply set file
                if {[file exists [which $UPF_UPDATE_SUPPLY_SET_FILE]]} {
                        load_upf $UPF_UPDATE_SUPPLY_SET_FILE
                } elseif {$UPF_UPDATE_SUPPLY_SET_FILE != ""} {
                        puts "RM-error: UPF_UPDATE_SUPPLY_SET_FILE($UPF_UPDATE_SUPPLY_SET_FILE) is invalid. Please correct it."
                }

                puts "RM-info: Running commit_upf"
                commit_upf
        } elseif {$UPF_FILE != ""} {
                puts "RM-error : UPF file($UPF_FILE) is invalid. Please correct it."
        }
        if {$TECHNOLOGY_NODE != "" && !$SET_TECHNOLOGY_AFTER_FLOORPLAN} {
                set_technology -node $TECHNOLOGY_NODE
        }
}

################################################################
## Floorplan input from TCL_FLOORPLAN_FILE (from write_floorplan) or DEF_FLOORPLAN_FILES (supports multiple DEF)
################################################################
if {$TCL_FLOORPLAN_FILE != ""} {
        rm_source -file $TCL_FLOORPLAN_FILE
} elseif {$DEF_FLOORPLAN_FILES != ""} {
#  Script first checks if all the specified DEF files are valid, if not, read_def is skipped
        set RM_DEF_FLOORPLAN_FILE_is_not_found FALSE
        foreach def_file $DEF_FLOORPLAN_FILES {
                if {![file exists [which $def_file]]} {
                        puts "RM-error : DEF floorplan file ($def_file) is invalid."
                        set RM_DEF_FLOORPLAN_FILE_is_not_found TRUE
                }       
        }       
        if {!$RM_DEF_FLOORPLAN_FILE_is_not_found} {
                set read_def_cmd "read_def $DEF_READ_OPTIONS [list $DEF_FLOORPLAN_FILES]"
                #set read_def_cmd "read_def -add_def_only_objects $DEF_OBJECTS_TO_ADD [list $DEF_FLOORPLAN_FILES]" 
                #if {$DEF_SITE_NAME_PAIRS != ""} {lappend read_def_cmd -convert $DEF_SITE_NAME_PAIRS}
                puts "RM-info: Creating floorplan from DEF file DEF_FLOORPLAN_FILES ($DEF_FLOORPLAN_FILES)"
                puts "RM-info: $read_def_cmd"
                  eval ${read_def_cmd}

		if {$DEF_RESOLVE_PG_NETS} {
			redirect -var x {catch {resolve_pg_nets}} ;# workaround in case resolve_pg_nets returns warning that causes conditional to exit unexpectedly 
			puts $x
			if {[regexp ".*NDMUI-096.*" $x]} {
				puts "RM-error: UPF may have an issue. Please review and correct it."
			}
		}
        } else {
                puts "RM-error : At least one of the DEF_FLOORPLAN_FILES specified is invalid. Please correct it."
                puts "RM-info: Skipped reading of DEF_FLOORPLAN_FILES"
        }
}
####################################
### Floorplanning : initialize_floorplan
#####################################
### Perform initialize_floorplan if neither DEF_FLOORPLAN_FILES nor TCL_FLOORPLAN_FILE is specified
if {$DEF_FLOORPLAN_FILES == "" && $TCL_FLOORPLAN_FILE == ""} {
	puts "RM-info: creating floorplan using initialize_floorplan"

	 #CO By ULKASEMI
         #rm_source -file init_design.tcl.16nm.floorplanning ;# node/foundry specific
         
         rm_source -file $SIDEFILE_CREATE_FLOORPLAN_FLAT_FLOORPLANNING -optional -print "SIDEFILE_CREATE_FLOORPLAN_FLAT_FLOORPLANNING" 

         #initialize_floorplan -shape R -side_length {50 210} -flip_first_row false
         #For pin placement, source your pin constraint script and run the place_pins -self command
        
#Ulka	 place_pins -self ;# to place unplaced pins if needed
}

## Source Switch Connectivity file 
if {[rm_source -file $SWITCH_CONNECTIVITY_FILE -optional -print "SWITCH_CONNECTIVITY_FILE"]} {
        associate_mv_cell -power_switches
}

if {[info exists INCREMENTAL_INIT_DESIGN] && ($INIT_DESIGN_INPUT == "ASCII" || $INIT_DESIGN_INPUT == "NDM")} {
	################################################################
	## SCANDEF  
	################################################################        
	if {[file exists [which $DEF_SCAN_FILE]]} {
	        read_def $DEF_SCAN_FILE
	} elseif {$DEF_SCAN_FILE != ""} {
	        puts "RM-error : DEF_SCAN_FILE($DEF_SCAN_FILE) is invalid. Please correct it."
	}
}

####################################
## Boundary cells
####################################
## Note: Create voltage areas before this step for boundary cell protection.
## Boundary cells: to be added around the boundaries of objects, such as voltage areas, macros, blockages, and the core area
#       set_boundary_cell_rules ... 
#       report_boundary_cell_rules
#       compile_boundary_cells
#       check_boundary_cells

#Ulka	rm_source -file $SIDEFILE_CREATE_FLOORPLAN_FLAT_BOUNDARY_CELLS -optional -print "SIDEFILE_CREATE_FLOORPLAN_FLAT_BOUNDARY_CELLS"

################################################################
## Additional floorplan constraints plugin for anything not yet covered 
################################################################
rm_source -file $TCL_ADDITIONAL_FLOORPLAN_FILE -optional -print "TCL_ADDITIONAL_FLOORPLAN_FILE"

####################################
## Tap cells
####################################
#  Example : create_tap_cells -lib_cell myLib/Cell1 -distance 30 -pattern every_row

#ULKA	rm_source -file $SIDEFILE_CREATE_FLOORPLAN_FLAT_TAP_CELLS -optional -print "SIDEFILE_CREATE_FLOORPLAN_FLAT_TAP_CELLS"

####################################
## Power and ground network creation    
####################################
## A Tcl script placeholder for your power ground network creation commands, such as create_pg*,set_pg_strategy, and compile_pg.
rm_source -file $TCL_COMPILE_PG_FILE -optional -print "TCL_COMPILE_PG_FILE"

## Create standard cell PG rail example: Refer to examples/init_design.std_cell_rail_example.tcl

################################################################
## Technology & settings  
################################################################
## set_technology for nodes requiring set_technology to be done after floorplanning or incoming designs without set_technology 
if {$TECHNOLOGY_NODE != "" && ($SET_TECHNOLOGY_AFTER_FLOORPLAN || [get_attribute [current_block] technology_node -quiet] == "")} {
	set_technology -node $TECHNOLOGY_NODE
}
rm_source -file $SIDEFILE_INIT_DESIGN -optional -print "SIDEFILE_INIT_DESIGN"

################################################################
## FUSA Setup  
################################################################
if {$ENABLE_FUSA} {
	rm_source -file fusa_setup.tcl 
}

## Technology setup includes routing layer direction, offset, site default, and site symmetry
#  - If TECH_FILE is used, technology setup is required 
#  - If TECH_LIB is used while it does not contain the technology setup, then it is required
#  Specify your technology setup script through TCL_TECH_SETUP_FILE. RM default is init_design.tech_setup.tcl.
if {$TECH_FILE != "" || ($TECH_LIB != "" && !$TECH_LIB_INCLUDES_TECH_SETUP_INFO)} {
	rm_source -file $TCL_TECH_SETUP_FILE -optional -print "TCL_TECH_SETUP_FILE"
}


################################################################
## Via ladder
################################################################
## (Optional) source user provided via ladder definitions, if not defined in your technology file
rm_source -file $TCL_VIA_LADDER_DEFINITION_FILE -optional -print "TCL_VIA_LADDER_DEFINITION_FILE"

## (Optional) source user provided library specific via ladder constraints
## For ex, set_via_ladder_candidate [get_lib_pins */AIOI/ZN] -ladder_name "VP"
## For ex, set_attribute -quiet [get_lib_pins */AIOI/ZN] is_em_via_ladder_required true
rm_source -file $TCL_SET_VIA_LADDER_CANDIDATE_FILE -optional -print "TCL_SET_VIA_LADDER_CANDIDATE_FILE"

########################################################################
## Basic floorplan and design checks
########################################################################
set RM_FAILURE 0 ;# flag for critical issues

## Check for existence of site rows
if {[sizeof_collection [get_site_rows -quiet]] == 0 && [sizeof_collection [get_site_arrays -quiet]] == 0} {
	set RM_FAILURE 1
	puts "RM-error: Design has no site rows or site arrays. Please fix it before you continue!"
}
## Check for existence of terminals
if {[sizeof_collection [get_terminals -filter "port.port_type==signal" -quiet]] == 0} {
	set RM_FAILURE 1
	puts "RM-error: Design has no signal terminals. Please fix it before you continue!"
}
## Check for existence of tracks
if {[sizeof_collection [get_tracks -quiet]] == 0} {
	set RM_FAILURE 1
	puts "RM-error: Design has no tracks. Please fix it before you continue!"
}
## Check for existence of PG
if {[sizeof_collection [get_shapes -filter "net_type==power"]] == 0 || [sizeof_collection [get_shapes -filter "net_type==ground"]] == 0} {
	#set RM_FAILURE 1
	puts "RM-warning: Design does not contain any PG shapes. You do not have proper PG structure. If this is unexpected, please double check before you continue!"
}
## Check for unplaced macro placement
if {[sizeof_collection [get_cells -hier -filter "is_hard_macro&&!is_placed"]]} {
	set RM_FAILURE 1
	puts "RM-error: Design has unplaced hard macros. Please fix it before you continue!"
}
## Check for boundary and tap cells
if {[sizeof_collection [get_cells -hier -filter "is_physical_only&&(design_type=~*cap||design_type=~*tap)"]] == 0} {
	puts "RM-warning: Design has no boundary or tap cells. If this is unexpected, please double check before you continue!"
}
## Check for unplaced or unfixed boundary and tap cells
if {[sizeof_collection [get_cells -hier -filter "is_physical_only&&(design_type=~*cap||design_type=~*tap)&&(!is_placed||!is_fixed)"]]} {
	#set RM_FAILURE 1
	puts "RM-error: Design has unplaced boundary or tap cells. Please fix it before you continue!"
}
## check_floorplan_rules : pls check the report for potential issues
rm_source -file $TCL_FLOORPLAN_RULE_SCRIPT -optional -print "TCL_FLOORPLAN_RULE_SCRIPT"
redirect -var x {catch {report_floorplan_rules}}
if {![regexp "^.*No floorplan rules exist" $x]} {
	redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/check_floorplan_rules.rpt {check_floorplan_rules}
}

########################################################################
## Timer and design constraints	
########################################################################
## Parasitics
## Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
## Refer to examples/TCL_PARASITIC_SETUP_FILE.tcl for sample commands
rm_source -file $TCL_PARASITIC_SETUP_FILE -optional -print "TCL_PARASITIC_SETUP_FILE"

## MCMM
#  Two examples are provided: 
#  - examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
#    and scenarios; source mode, corner, and scenario constraints, respectively 
#  - examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
#    and scenarios; source scenario constraints which are then expanded to associated modes and corners
rm_source -file $TCL_MCMM_SETUP_FILE -optional -print "TCL_MCMM_SETUP_FILE"

## Design constrains (such as dont_touch, size_only, clock-gating settings)
rm_source -file $TCL_CONSTRAINTS_SETUP_FILE -optional -print "TCL_CONSTRAINTS_SETUP_FILE"

#jet 05032023 -- valid only in CLB -- set_dont_touch [get_flat_cells *RS_LATCH* -filter ref_name=~*llqo*]

## POCV
## Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
if {[rm_source -file $TCL_POCV_SETUP_FILE -optional -print "TCL_POCV_SETUP_FILE"]} {
## Note : The following executes if TCL_POCV_SETUP_FILE is sourced
	## Enable POCV analysis
	set_app_options -name time.pocvm_enable_analysis -value true ;# tool default false; enables POCV
	reset_app_options time.aocvm_enable_analysis ;# reset it to prevent POCV being overriden by AOCV
}

## AOCV (mutually exclusive with POCV)
## Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands
if {![get_app_option_value -name time.pocvm_enable_analysis] && $TCL_POCV_SETUP_FILE == ""} {
	rm_source -file $TCL_AOCV_SETUP_FILE -optional -print "TCL_AOCV_SETUP_FILE"
}

########################################################################
## Additional constraints
########################################################################
## Placement spacing labels, spacing rules, and abutment rules 
## Also sourced before tap cell insertion in rm_fc_dp_flat_scripts/create_floorplan.tcl
if {$TCL_PLACEMENT_CONSTRAINT_FILE_LIST != ""} {
	foreach file $TCL_PLACEMENT_CONSTRAINT_FILE_LIST {
		rm_source -file $file
	}
}

if {$INIT_DESIGN_INPUT != "RTL"} {
	## Remove all propagated clocks
	set cur_mode [current_mode]
	foreach_in_collection mode [all_modes] {
		current_mode $mode
	        remove_propagated_clocks [all_clocks]
		remove_propagated_clocks [get_ports]
		remove_propagated_clocks [get_pins -hierarchical]
	}
	current_mode $cur_mode
}

## Clock NDR
## Specify TCL_CTS_NDR_RULE_FILE with your script to create and associate your clock NDR rules.
## RM default is ./examples/cts_ndr.tcl which is an RM provided example. Refer to the script for setup and details.
## You need to also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME for it to take effect.
rm_source -file $TCL_CTS_NDR_RULE_FILE -optional -print "TCL_CTS_NDR_RULE_FILE"
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_routing_rules {report_routing_rules -verbose}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_clock_routing_rules {report_clock_routing_rules}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_clock_settings {report_clock_settings}

## Lib cell usage restrictions (set_lib_cell_purpose)
## By default, RM sources set_lib_cell_purpose.tcl for dont use, tie cell, hold fixing, CTS and CTS-exclusive cell restrictions. 
## For advanced nodes, set_lib_cell_purpose.tcl sources node specific dont use sidefile for the corresponding node.
## You can replace it with your own script by specifying the TCL_LIB_CELL_PURPOSE_FILE variable.  
rm_source -file $TCL_LIB_CELL_PURPOSE_FILE -optional -print "TCL_LIB_CELL_PURPOSE_FILE"

## read_saif 
if {$SAIF_FILE_LIST != ""} {
	if {$SAIF_FILE_POWER_SCENARIO != ""} {
		set read_saif_cmd "read_saif \"$SAIF_FILE_LIST\" -scenarios \"$SAIF_FILE_POWER_SCENARIO\""
	} else {
		set read_saif_cmd "read_saif \"$SAIF_FILE_LIST\""
	}
	if {$SAIF_FILE_SOURCE_INSTANCE != ""} {lappend read_saif_cmd -strip_path $SAIF_FILE_SOURCE_INSTANCE}
	if {$SAIF_FILE_TARGET_INSTANCE != ""} {lappend read_saif_cmd -path $SAIF_FILE_TARGET_INSTANCE}
	puts "RM-info: Running $read_saif_cmd"
    	eval ${read_saif_cmd}
	if {$SAIF_FILE_POWER_SCENARIO != ""} {
		redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_activity {report_activity -driver -scenarios $SAIF_FILE_POWER_SCENARIO}
	} else {
		redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}/report_activity {report_activity -driver}
	}
}

if {$SET_QOR_STRATEGY_METRIC == "total_power"} {
	foreach sce [get_object_name [get_scenarios -filter "dynamic_power"]] {
		puts "RM-info: Checking for simulated activities in the design for scenario $sce."
		report_activity -driver -scenario $sce > report_activity.tmp.rpt
		set line [sh grep ^simulated report_activity.tmp.rpt] 
		lappend table [list {*}[string map {( { } ) { } % { }} $line]]
		set total_simulated_perc [lindex [lindex $table 0] end]
		if {[string trim $total_simulated_perc] == 0} {
			puts "RM-info: There are no simulated activity in the design. Running infer_switching_activity"
			infer_switching_activity -apply -sci_based all -scenario $sce
		} else {
			puts "RM-info: Simulated activities found in the design. Will not run infer_switching_activity."
		}
		sh rm -rf report_activity.tmp.rpt
	}
}

## Refer to examples/init_design.additional_setup.tcl for additional examples on group_path, set_clock_gating_check, and set_power_derate
####################################
## Post-init_design customizations
####################################
rm_source -file $TCL_USER_INIT_DESIGN_POST_SCRIPT -optional -print "TCL_USER_INIT_DESIGN_POST_SCRIPT"

if {$UPF_MODE == "golden"} {
	save_upf ${OUTPUTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.supplemental.upf
} else {
	save_upf ${OUTPUTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.save_upf
}

puts "REL: DSP timing constraints = USER"
create_clock -name clock_i -period 4.0 clock_i

save_block
save_block -as ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}

####################################
## Sanity checks and QoR Report	
####################################
if {$REPORT_QOR} {
	if {$REPORT_PARALLEL_SUBMIT_COMMAND != ""} {
		## Generate a file to pass necessary RM variables for running report_qor.tcl to the report_parallel command
		rm_generate_variables_for_report_parallel -work_directory ${REPORTS_DIR}/${REPORT_PREFIX} -file_name rm_tcl_var.tcl

		## Parallel reporting using the report_parallel command (requires a valid REPORT_PARALLEL_SUBMIT_COMMAND)
		report_parallel -work_directory ${REPORTS_DIR}/${REPORT_PREFIX} -submit_command ${REPORT_PARALLEL_SUBMIT_COMMAND} -max_cores ${REPORT_PARALLEL_MAX_CORES} -user_scripts [list "${REPORTS_DIR}/${REPORT_PREFIX}/rm_tcl_var.tcl" "[which report_qor.tcl]"]
	} else {
		## Classic reporting
		rm_source -file ../rm_fc_scripts/report_qor.tcl
	}
	write_tech_file ${REPORTS_DIR}/${REPORT_PREFIX}/tech_file.dump
}

redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}/run_end.rpt {run_end}

write_qor_data -report_list "performance host_machine report_app_options" -label $REPORT_PREFIX -output $WRITE_QOR_DATA_DIR 

print_message_info -ids * -summary
if {[info exists INCREMENTAL_INIT_DESIGN] && !$RM_FAILURE} {
	echo [date] > incremental_init_design
} elseif {![info exists INCREMENTAL_INIT_DESIGN] && !$RM_FAILURE} {
	echo [date] > init_design
} else {
	puts "RM-info: init_design touch file was not created due to potential issues found in \"Basic floorplan and design checks\" section. Please check RM-error messages in the log."
}
exit
