
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Tue May 13 20:45:46 2025
| Design       : hdmi_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                               
******************************************************************************************************************************
                                                                          Clock   Non-clock                                   
 Clock                     Period       Waveform            Type          Loads       Loads  Sources                          
------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk          1000.0000    {0.0000 500.0000}   Declared         18          10  {sys_clk}                        
 PLL|u_pll/u_gpll/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        106          24  {u_pll/u_gpll/gpll_inst/CLKOUT0} 
==============================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk            1.0000 MHz    351.6174 MHz      1000.0000         2.8440        997.156
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    207.8570 MHz      1000.0000         4.8110        995.189
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           997.156       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   995.189       0.000              0            536
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.353       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.250       0.000              0            536
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.215       0.000              0              4
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.394       0.000              0              4
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0             18
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            106
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           998.362       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   996.971       0.000              0            536
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.253       0.000              0             99
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.167       0.000              0            536
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.171       0.000              0              4
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.306       0.000              0              4
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0             18
 PLL|u_pll/u_gpll/CLKOUT0                          499.430       0.000              0            106
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_pic_inst/pix_data[11]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.172
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  1.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.251       6.752 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.700       7.452         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.096       7.548 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.443       7.991         vga_ctrl_inst/_N298
 CLMA_33_480/Y2                    td                    0.074       8.065 r       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.549       8.614         vga_ctrl_inst/_N2084_1
 CLMA_27_474/Y3                    td                    0.074       8.688 r       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.396       9.084         vga_ctrl_inst/pix_data_req
 CLMA_21_475/C4                                                            r       vga_pic_inst/pix_data[11]/opit_0_L6Q_perm/I4

 Data arrival time                                                   9.084         Logic Levels: 3  
                                                                                   Logic: 0.495ns(19.164%), Route: 2.088ns(80.836%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949    1003.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143    1004.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1004.532         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.245    1004.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.395    1005.172         ntR92            
 CLMA_21_475/CLK                                                           r       vga_pic_inst/pix_data[11]/opit_0_L6Q_perm/CLK
 clock pessimism                                         1.258    1006.430                          
 clock uncertainty                                      -0.050    1006.380                          

 Setup time                                             -0.140    1006.240                          

 Data required time                                               1006.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.240                          
 Data arrival time                                                   9.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.156                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.172
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  1.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.251       6.752 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.700       7.452         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.096       7.548 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.443       7.991         vga_ctrl_inst/_N298
 CLMA_33_480/Y2                    td                    0.074       8.065 r       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.549       8.614         vga_ctrl_inst/_N2084_1
 CLMA_27_474/Y3                    td                    0.074       8.688 r       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.395       9.083         vga_ctrl_inst/pix_data_req
 CLMA_21_475/D4                                                            r       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I4

 Data arrival time                                                   9.083         Logic Levels: 3  
                                                                                   Logic: 0.495ns(19.171%), Route: 2.087ns(80.829%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949    1003.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143    1004.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1004.532         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.245    1004.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.395    1005.172         ntR92            
 CLMA_21_475/CLK                                                           r       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         1.258    1006.430                          
 clock uncertainty                                      -0.050    1006.380                          

 Setup time                                             -0.133    1006.247                          

 Data required time                                               1006.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.247                          
 Data arrival time                                                   9.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.164                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  6.501
  Clock Pessimism Removal :  1.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.251       6.752 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.700       7.452         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.096       7.548 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.443       7.991         vga_ctrl_inst/_N298
 CLMA_33_480/Y2                    td                    0.074       8.065 r       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.549       8.614         vga_ctrl_inst/_N2084_1
 CLMA_27_474/Y3                    td                    0.074       8.688 r       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.389       9.077         vga_ctrl_inst/pix_data_req
 CLMA_33_480/B3                                                            r       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I3

 Data arrival time                                                   9.077         Logic Levels: 3  
                                                                                   Logic: 0.495ns(19.216%), Route: 2.081ns(80.784%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949    1003.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143    1004.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1004.532         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.245    1004.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.394    1005.171         ntR92            
 CLMA_33_480/CLK                                                           r       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                         1.299    1006.470                          
 clock uncertainty                                      -0.050    1006.420                          

 Setup time                                             -0.146    1006.274                          

 Data required time                                               1006.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.274                          
 Data arrival time                                                   9.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.197                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_h[1]/opit_0_AQ_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -1.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949       3.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143       4.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       4.532         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.245       4.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.394       5.171         ntR92            
 CLMS_33_481/CLK                                                           r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMS_33_481/CR1                   tco                   0.174       5.345 f       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=5)        0.166       5.511         vga_ctrl_inst/cnt_h [0]
 CLMS_33_469/A4                                                            f       vga_ctrl_inst/cnt_h[1]/opit_0_AQ_perm/I4

 Data arrival time                                                   5.511         Logic Levels: 0  
                                                                                   Logic: 0.174ns(51.176%), Route: 0.166ns(48.824%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.462       6.497         ntR92            
 CLMS_33_469/CLK                                                           r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ/CLK
 clock pessimism                                        -1.299       5.198                          
 clock uncertainty                                       0.000       5.198                          

 Hold time                                              -0.040       5.158                          

 Data required time                                                  5.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.158                          
 Data arrival time                                                   5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_h[2]/opit_0_AQ_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -1.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949       3.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143       4.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       4.532         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.245       4.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.394       5.171         ntR92            
 CLMS_33_481/CLK                                                           r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMS_33_481/CR1                   tco                   0.174       5.345 f       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=5)        0.166       5.511         vga_ctrl_inst/cnt_h [0]
 CLMS_33_469/B3                                                            f       vga_ctrl_inst/cnt_h[2]/opit_0_AQ_perm/I3

 Data arrival time                                                   5.511         Logic Levels: 0  
                                                                                   Logic: 0.174ns(51.176%), Route: 0.166ns(48.824%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.462       6.497         ntR92            
 CLMS_33_469/CLK                                                           r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ/CLK
 clock pessimism                                        -1.299       5.198                          
 clock uncertainty                                       0.000       5.198                          

 Hold time                                              -0.043       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.501
  Launch Clock Delay      :  5.173
  Clock Pessimism Removal :  -1.327

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.949       3.874         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.143       4.017 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       4.532         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.245       4.777 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.396       5.173         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.174       5.347 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.147       5.494         vga_ctrl_inst/cnt_v [0]
 CLMS_27_487/C4                                                            f       vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.494         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.206%), Route: 0.147ns(45.794%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -1.327       5.174                          
 clock uncertainty                                       0.000       5.174                          

 Hold time                                              -0.040       5.134                          

 Data required time                                                  5.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.134                          
 Data arrival time                                                   5.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.476       2.645         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_33_654/CR0                   tco                   0.202       2.847 f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.368       3.215         ms7210_ctrl_iic_top_inst/rstn
 CLMA_33_642/Y1                    td                    0.229       3.444 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        1.610       5.054         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_33_888/Y0                    td                    0.108       5.162 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        1.722       6.884         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 CLMA_27_564/CE                                                            r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE

 Data arrival time                                                   6.884         Logic Levels: 2  
                                                                                   Logic: 0.539ns(12.715%), Route: 3.700ns(87.285%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.409    1002.260         ntR95            
 CLMA_27_564/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
 clock pessimism                                         0.189    1002.449                          
 clock uncertainty                                      -0.150    1002.299                          

 Setup time                                             -0.226    1002.073                          

 Data required time                                               1002.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.073                          
 Data arrival time                                                   6.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.189                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.651
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.482       2.651         ntR95            
 CLMA_27_582/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L6QL5Q_perm/CLK

 CLMA_27_582/CR0                   tco                   0.249       2.900 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=8)        0.585       3.485         ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [1]
 CLMA_33_588/CR2                   td                    0.362       3.847 r       ms7210_ctrl_iic_top_inst/iic_dri/N120_8_muxf7_perm/L7
                                   net (fanout=1)        0.546       4.393         ms7210_ctrl_iic_top_inst/iic_dri/N120
 CLMS_33_595/Y2                    td                    0.074       4.467 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.245       4.712         ms7210_ctrl_iic_top_inst/iic_dri/_N2224
 CLMA_33_594/Y0                    td                    0.096       4.808 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.431       5.239         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMS_45_589/Y1                    td                    0.074       5.313 r       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        1.054       6.367         ms7210_ctrl_iic_top_inst/iic_dri/_N2094
 IOLHR_16_690/TX_DATA[0]                                                   r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   6.367         Logic Levels: 4  
                                                                                   Logic: 0.855ns(23.009%), Route: 2.861ns(76.991%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.672    1002.523         ntR93            
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.189    1002.712                          
 clock uncertainty                                      -0.150    1002.562                          

 Setup time                                             -0.549    1002.013                          

 Data required time                                               1002.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.013                          
 Data arrival time                                                   6.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.646                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OCE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.342
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.476       2.645         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_33_654/CR0                   tco                   0.202       2.847 f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.368       3.215         ms7210_ctrl_iic_top_inst/rstn
 CLMA_33_642/Y1                    td                    0.229       3.444 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        1.610       5.054         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_33_888/Y0                    td                    0.108       5.162 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        1.053       6.215         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 IOLHR_16_1032/OCE                                                         r       led_int_obuf/opit_1/OCE

 Data arrival time                                                   6.215         Logic Levels: 2  
                                                                                   Logic: 0.539ns(15.098%), Route: 3.031ns(84.902%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.530    1001.621         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245    1001.866 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.476    1002.342         ntR94            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.189    1002.531                          
 clock uncertainty                                      -0.150    1002.381                          

 Setup time                                             -0.436    1001.945                          

 Data required time                                               1001.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.945                          
 Data arrival time                                                   6.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.730                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[8]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.406       2.257         ntR95            
 CLMA_45_564/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_564/Q3                    tco                   0.158       2.415 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.192       2.607         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [3]
 DRM_40_552/ADB0[8]                                                        f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[8]

 Data arrival time                                                   2.607         Logic Levels: 0  
                                                                                   Logic: 0.158ns(45.143%), Route: 0.192ns(54.857%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.476       2.645         ntR95            
 DRM_40_552/CLKB[0]                                                        r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
 clock pessimism                                        -0.359       2.286                          
 clock uncertainty                                       0.000       2.286                          

 Hold time                                               0.071       2.357                          

 Data required time                                                  2.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.357                          
 Data arrival time                                                   2.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[10]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.406       2.257         ntR95            
 CLMA_45_564/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_564/Q0                    tco                   0.158       2.415 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.192       2.607         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/cmd_index [5]
 DRM_40_552/ADB0[10]                                                       f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/ADB[10]

 Data arrival time                                                   2.607         Logic Levels: 0  
                                                                                   Logic: 0.158ns(45.143%), Route: 0.192ns(54.857%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.476       2.645         ntR95            
 DRM_40_552/CLKB[0]                                                        r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
 clock pessimism                                        -0.359       2.286                          
 clock uncertainty                                       0.000       2.286                          

 Hold time                                               0.071       2.357                          

 Data required time                                                  2.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.357                          
 Data arrival time                                                   2.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  2.257
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.406       2.257         ntR93            
 CLMS_33_655/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK

 CLMS_33_655/Q0                    tco                   0.158       2.415 f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/Q
                                   net (fanout=1)        0.072       2.487         ms7210_ctrl_iic_top_inst/rstn_temp1
 CLMA_33_654/M0                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D

 Data arrival time                                                   2.487         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.476       2.645         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
 clock pessimism                                        -0.359       2.286                          
 clock uncertainty                                       0.000       2.286                          

 Hold time                                              -0.049       2.237                          

 Data required time                                                  2.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.237                          
 Data arrival time                                                   2.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.342
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.476       2.645         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_33_654/CR0                   tco                   0.202       2.847 f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       2.027       4.874         ms7210_ctrl_iic_top_inst/rstn
 IOLHR_16_1032/OSR_IOLHR                                                   f       led_int_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   4.874         Logic Levels: 0  
                                                                                   Logic: 0.202ns(9.062%), Route: 2.027ns(90.938%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.530    1001.621         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245    1001.866 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.476    1002.342         ntR94            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.189    1002.531                          
 clock uncertainty                                      -0.150    1002.381                          

 Recovery time                                          -0.292    1002.089                          

 Data required time                                               1002.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.089                          
 Data arrival time                                                   4.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.215                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.257
  Launch Clock Delay      :  2.644
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.475       2.644         ntR93            
 CLMA_27_666/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_27_666/Q2                    tco                   0.203       2.847 r       rstn_1ms[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.422       3.269         rstn_1ms[11]     
 CLMA_21_661/CR0                   td                    0.329       3.598 r       ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.241       3.839         _N2111           
 CLMA_21_661/Y1                    td                    0.096       3.935 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.424       4.359         ms7210_ctrl_iic_top_inst/N0
 CLMS_33_655/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.359         Logic Levels: 2  
                                                                                   Logic: 0.628ns(36.618%), Route: 1.087ns(63.382%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.406    1002.257         ntR93            
 CLMS_33_655/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.359    1002.616                          
 clock uncertainty                                      -0.150    1002.466                          

 Recovery time                                          -0.226    1002.240                          

 Data required time                                               1002.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.240                          
 Data arrival time                                                   4.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.881                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.522
  Launch Clock Delay      :  2.649
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.480       2.649         ntR95            
 CLMS_45_589/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_45_589/Q0                    tco                   0.203       2.852 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=4)        1.175       4.027         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   4.027         Logic Levels: 0  
                                                                                   Logic: 0.203ns(14.731%), Route: 1.175ns(85.269%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948    1000.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143    1001.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.671    1002.522         ntR93            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.189    1002.711                          
 clock uncertainty                                      -0.150    1002.561                          

 Recovery time                                          -0.292    1002.269                          

 Data required time                                               1002.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.269                          
 Data arrival time                                                   4.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.242                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.263
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.412       2.263         ntR95            
 CLMS_27_583/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_583/Q2                    tco                   0.158       2.421 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       0.709       3.130         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.158ns(18.224%), Route: 0.709ns(81.776%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.744       2.913         ntR93            
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.189       2.724                          
 clock uncertainty                                       0.000       2.724                          

 Removal time                                            0.012       2.736                          

 Data required time                                                  2.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.736                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.261
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.410       2.261         ntR95            
 CLMS_45_589/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_45_589/Q0                    tco                   0.158       2.419 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=4)        0.742       3.161         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.161         Logic Levels: 0  
                                                                                   Logic: 0.158ns(17.556%), Route: 0.742ns(82.444%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.784       2.953         ntR93            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.189       2.764                          
 clock uncertainty                                       0.000       2.764                          

 Removal time                                           -0.082       2.682                          

 Data required time                                                  2.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.682                          
 Data arrival time                                                   3.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.948       0.948         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.404       2.255         ntR93            
 CLMA_27_672/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ_perm/CLK

 CLMA_27_672/Q0                    tco                   0.158       2.413 f       rstn_1ms[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.251       2.664         rstn_1ms[13]     
 CLMA_21_661/Y1                    td                    0.143       2.807 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.276       3.083         ms7210_ctrl_iic_top_inst/N0
 CLMS_33_655/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.083         Logic Levels: 1  
                                                                                   Logic: 0.301ns(36.353%), Route: 0.527ns(63.647%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        1.112       1.112         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.476       2.645         ntR93            
 CLMS_33_655/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.359       2.286                          
 clock uncertainty                                       0.000       2.286                          

 Removal time                                           -0.064       2.222                          

 Data required time                                                  2.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.222                          
 Data arrival time                                                   3.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.861                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.251       6.752 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.700       7.452         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.096       7.548 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.285       7.833         vga_ctrl_inst/_N298
 CLMA_21_474/Y2                    td                    0.108       7.941 r       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        1.182       9.123         nt_b_out[4]      
 IOLHR_16_330/DO_P                 td                    0.611       9.734 r       b_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.734         b_out_obuf[7]/ntO
 IOBD_0_330/PAD                    td                    2.381      12.115 r       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.123      12.238         b_out[7]         
 T22                                                                       r       b_out[7] (port)  

 Data arrival time                                                  12.238         Logic Levels: 4  
                                                                                   Logic: 3.447ns(60.084%), Route: 2.290ns(39.916%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.251       6.752 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.700       7.452         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.096       7.548 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.285       7.833         vga_ctrl_inst/_N298
 CLMA_21_474/Y2                    td                    0.108       7.941 r       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        1.011       8.952         nt_b_out[4]      
 IOLHR_16_324/DO_P                 td                    0.611       9.563 r       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.563         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.385      11.948 r       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129      12.077         b_out[6]         
 R22                                                                       r       b_out[6] (port)  

 Data arrival time                                                  12.077         Logic Levels: 4  
                                                                                   Logic: 3.451ns(61.890%), Route: 2.125ns(38.110%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : r_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        3.914       4.978         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.168       5.146 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       5.748         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.287       6.035 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.466       6.501         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.251       6.752 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.700       7.452         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.096       7.548 r       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.431       7.979         vga_ctrl_inst/_N298
 CLMA_21_481/Y1                    td                    0.108       8.087 r       vga_ctrl_inst/N85[6]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.807       8.894         nt_r_out[4]      
 IOLHR_16_570/DO_P                 td                    0.611       9.505 r       r_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.505         r_out_obuf[7]/ntO
 IOBS_0_570/PAD                    td                    2.385      11.890 r       r_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.152      12.042         r_out[7]         
 P16                                                                       r       r_out[7] (port)  

 Data arrival time                                                  12.042         Logic Levels: 4  
                                                                                   Logic: 3.451ns(62.281%), Route: 2.090ns(37.719%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.746         Logic Levels: 1  
                                                                                   Logic: 0.646ns(86.595%), Route: 0.100ns(13.405%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn_in (port)   
                                   net (fanout=1)        0.136       0.136         rstn_in          
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_in_ibuf/ntD 
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.368       2.241         nt_rstn_in       
 CLMA_21_661/Y1                    td                    0.078       2.319 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.276       2.595         ms7210_ctrl_iic_top_inst/N0
 CLMS_33_655/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.595         Logic Levels: 3  
                                                                                   Logic: 0.815ns(31.407%), Route: 1.780ns(68.593%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn_in (port)   
                                   net (fanout=1)        0.136       0.136         rstn_in          
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_in_ibuf/ntD 
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.368       2.241         nt_rstn_in       
 CLMA_21_661/Y1                    td                    0.078       2.319 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.935       3.254         ms7210_ctrl_iic_top_inst/N0
 CLMA_21_475/RS                                                            f       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.254         Logic Levels: 3  
                                                                                   Logic: 0.815ns(25.046%), Route: 2.439ns(74.954%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_33_481/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_33_481/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_33_469/CLK         vga_ctrl_inst/cnt_h[4]/opit_0_AQ/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_552/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_552/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           High Pulse Width  DRM_40_552/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_pic_inst/pix_data[11]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.337
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.698

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.141       4.225 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.389       4.614         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.066       4.680 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.249       4.929         vga_ctrl_inst/_N298
 CLMA_33_480/Y2                    td                    0.040       4.969 r       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       5.278         vga_ctrl_inst/_N2084_1
 CLMA_27_474/Y3                    td                    0.039       5.317 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.227       5.544         vga_ctrl_inst/pix_data_req
 CLMA_21_475/C4                                                            f       vga_pic_inst/pix_data[11]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.544         Logic Levels: 3  
                                                                                   Logic: 0.286ns(19.589%), Route: 1.174ns(80.411%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820    1002.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097    1002.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1002.867         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.195    1003.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.275    1003.337         ntR92            
 CLMA_21_475/CLK                                                           r       vga_pic_inst/pix_data[11]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.698    1004.035                          
 clock uncertainty                                      -0.050    1003.985                          

 Setup time                                             -0.079    1003.906                          

 Data required time                                               1003.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.906                          
 Data arrival time                                                   5.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.362                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.337
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.698

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.141       4.225 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.389       4.614         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.066       4.680 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.249       4.929         vga_ctrl_inst/_N298
 CLMA_33_480/Y2                    td                    0.040       4.969 r       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       5.278         vga_ctrl_inst/_N2084_1
 CLMA_27_474/Y3                    td                    0.039       5.317 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.227       5.544         vga_ctrl_inst/pix_data_req
 CLMA_21_475/D4                                                            f       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.544         Logic Levels: 3  
                                                                                   Logic: 0.286ns(19.589%), Route: 1.174ns(80.411%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820    1002.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097    1002.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1002.867         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.195    1003.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.275    1003.337         ntR92            
 CLMA_21_475/CLK                                                           r       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.698    1004.035                          
 clock uncertainty                                      -0.050    1003.985                          

 Setup time                                             -0.076    1003.909                          

 Data required time                                               1003.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.909                          
 Data arrival time                                                   5.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.365                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.336
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.141       4.225 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.389       4.614         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.066       4.680 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.249       4.929         vga_ctrl_inst/_N298
 CLMA_33_480/Y2                    td                    0.040       4.969 r       vga_ctrl_inst/N45_1/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       5.278         vga_ctrl_inst/_N2084_1
 CLMA_27_474/Y3                    td                    0.039       5.317 f       vga_ctrl_inst/N66_3/gateop_perm/L6
                                   net (fanout=7)        0.232       5.549         vga_ctrl_inst/pix_data_req
 CLMA_33_480/B3                                                            f       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/I3

 Data arrival time                                                   5.549         Logic Levels: 3  
                                                                                   Logic: 0.286ns(19.522%), Route: 1.179ns(80.478%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820    1002.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097    1002.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1002.867         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.195    1003.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.274    1003.336         ntR92            
 CLMA_33_480/CLK                                                           r       vga_pic_inst/pix_data[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.731    1004.067                          
 clock uncertainty                                      -0.050    1004.017                          

 Setup time                                             -0.080    1003.937                          

 Data required time                                               1003.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.937                          
 Data arrival time                                                   5.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.388                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_h[1]/opit_0_AQ_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820       2.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       2.867         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.195       3.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.274       3.336         ntR92            
 CLMS_33_481/CLK                                                           r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMS_33_481/CR1                   tco                   0.123       3.459 r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=5)        0.119       3.578         vga_ctrl_inst/cnt_h [0]
 CLMS_33_469/A4                                                            r       vga_ctrl_inst/cnt_h[1]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.123ns(50.826%), Route: 0.119ns(49.174%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.320       4.080         ntR92            
 CLMS_33_469/CLK                                                           r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ/CLK
 clock pessimism                                        -0.731       3.349                          
 clock uncertainty                                       0.000       3.349                          

 Hold time                                              -0.024       3.325                          

 Data required time                                                  3.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.325                          
 Data arrival time                                                   3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_h[2]/opit_0_AQ_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  3.336
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820       2.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       2.867         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.195       3.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.274       3.336         ntR92            
 CLMS_33_481/CLK                                                           r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMS_33_481/CR1                   tco                   0.123       3.459 r       vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=5)        0.119       3.578         vga_ctrl_inst/cnt_h [0]
 CLMS_33_469/B3                                                            r       vga_ctrl_inst/cnt_h[2]/opit_0_AQ_perm/I3

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.123ns(50.826%), Route: 0.119ns(49.174%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.320       4.080         ntR92            
 CLMS_33_469/CLK                                                           r       vga_ctrl_inst/cnt_h[4]/opit_0_AQ/CLK
 clock pessimism                                        -0.731       3.349                          
 clock uncertainty                                       0.000       3.349                          

 Hold time                                              -0.027       3.322                          

 Data required time                                                  3.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.322                          
 Data arrival time                                                   3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.084
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        1.820       2.442         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.097       2.539 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       2.867         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.195       3.062 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.276       3.338         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.124       3.462 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.104       3.566         vga_ctrl_inst/cnt_v [0]
 CLMS_27_487/C4                                                            f       vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm/I4

 Data arrival time                                                   3.566         Logic Levels: 0  
                                                                                   Logic: 0.124ns(54.386%), Route: 0.104ns(45.614%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.746       3.338                          
 clock uncertainty                                       0.000       3.338                          

 Hold time                                              -0.029       3.309                          

 Data required time                                                  3.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.309                          
 Data arrival time                                                   3.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.545
  Launch Clock Delay      :  1.826
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.335       1.826         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_33_654/CR0                   tco                   0.140       1.966 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.222       2.188         ms7210_ctrl_iic_top_inst/rstn
 CLMA_33_642/Y1                    td                    0.125       2.313 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        0.997       3.310         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_33_888/Y0                    td                    0.070       3.380 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        1.113       4.493         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 CLMA_27_564/CE                                                            f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CE

 Data arrival time                                                   4.493         Logic Levels: 2  
                                                                                   Logic: 0.335ns(12.561%), Route: 2.332ns(87.439%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.290    1001.545         ntR95            
 CLMA_27_564/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv/CLK
 clock pessimism                                         0.141    1001.686                          
 clock uncertainty                                      -0.150    1001.536                          

 Setup time                                             -0.072    1001.464                          

 Data required time                                               1001.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.464                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.971                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OCE
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.573
  Launch Clock Delay      :  1.826
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.335       1.826         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_33_654/CR0                   tco                   0.140       1.966 r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       0.222       2.188         ms7210_ctrl_iic_top_inst/rstn
 CLMA_33_642/Y1                    td                    0.125       2.313 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1/opit_0/Z
                                   net (fanout=1)        0.997       3.310         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N3_1
 CLMA_33_888/Y0                    td                    0.070       3.380 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over_ce_fix/gateop_perm/L6
                                   net (fanout=2)        0.634       4.014         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/state_reg_5
 IOLHR_16_1032/OCE                                                         f       led_int_obuf/opit_1/OCE

 Data arrival time                                                   4.014         Logic Levels: 2  
                                                                                   Logic: 0.335ns(15.311%), Route: 1.853ns(84.689%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.336    1001.068         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195    1001.263 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.310    1001.573         ntR94            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.141    1001.714                          
 clock uncertainty                                      -0.150    1001.564                          

 Setup time                                             -0.234    1001.330                          

 Data required time                                               1001.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.330                          
 Data arrival time                                                   4.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.316                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.832
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.341       1.832         ntR95            
 CLMA_27_582/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L6QL5Q_perm/CLK

 CLMA_27_582/CR0                   tco                   0.141       1.973 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=8)        0.331       2.304         ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [1]
 CLMA_33_588/CR2                   td                    0.208       2.512 r       ms7210_ctrl_iic_top_inst/iic_dri/N120_8_muxf7_perm/L7
                                   net (fanout=1)        0.310       2.822         ms7210_ctrl_iic_top_inst/iic_dri/N120
 CLMS_33_595/Y2                    td                    0.039       2.861 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.148       3.009         ms7210_ctrl_iic_top_inst/iic_dri/_N2224
 CLMA_33_594/Y0                    td                    0.066       3.075 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.267       3.342         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMS_45_589/Y1                    td                    0.039       3.381 f       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.665       4.046         ms7210_ctrl_iic_top_inst/iic_dri/_N2094
 IOLHR_16_690/TX_DATA[0]                                                   f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   4.046         Logic Levels: 4  
                                                                                   Logic: 0.493ns(22.267%), Route: 1.721ns(77.733%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.455    1001.710         ntR93            
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.141    1001.851                          
 clock uncertainty                                      -0.150    1001.701                          

 Setup time                                             -0.290    1001.411                          

 Data required time                                               1001.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.411                          
 Data arrival time                                                   4.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.365                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.826
  Launch Clock Delay      :  1.541
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.286       1.541         ntR93            
 CLMS_33_655/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK

 CLMS_33_655/Q0                    tco                   0.103       1.644 r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/Q
                                   net (fanout=1)        0.055       1.699         ms7210_ctrl_iic_top_inst/rstn_temp1
 CLMA_33_654/M0                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D

 Data arrival time                                                   1.699         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.335       1.826         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
 clock pessimism                                        -0.269       1.557                          
 clock uncertainty                                       0.000       1.557                          

 Hold time                                              -0.025       1.532                          

 Data required time                                                  1.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.532                          
 Data arrival time                                                   1.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/twr_en/opit_0_L6Q_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.832
  Launch Clock Delay      :  1.548
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.293       1.548         ntR95            
 CLMA_21_576/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm/CLK

 CLMA_21_576/Q1                    tco                   0.103       1.651 r       ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=4)        0.057       1.708         ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt [1]
 CLMA_21_577/A4                                                            r       ms7210_ctrl_iic_top_inst/iic_dri/twr_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   1.708         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.341       1.832         ntR95            
 CLMA_21_577/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/twr_en/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.269       1.563                          
 clock uncertainty                                       0.000       1.563                          

 Hold time                                              -0.024       1.539                          

 Data required time                                                  1.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.539                          
 Data arrival time                                                   1.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[2]/opit_0_L6QL5Q1_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.832
  Launch Clock Delay      :  1.548
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.293       1.548         ntR95            
 CLMA_21_576/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm/CLK

 CLMA_21_576/Q1                    tco                   0.103       1.651 r       ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[3]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=4)        0.057       1.708         ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt [1]
 CLMA_21_576/A4                                                            r       ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[2]/opit_0_L6QL5Q1_perm/I4

 Data arrival time                                                   1.708         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.341       1.832         ntR95            
 CLMA_21_576/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/twr_cnt[2]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.284       1.548                          
 clock uncertainty                                       0.000       1.548                          

 Hold time                                              -0.015       1.533                          

 Data required time                                                  1.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.533                          
 Data arrival time                                                   1.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
Endpoint    : led_int_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.573
  Launch Clock Delay      :  1.826
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.335       1.826         ntR93            
 CLMA_33_654/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK

 CLMA_33_654/CR0                   tco                   0.141       1.967 f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CR0
                                   net (fanout=29)       1.285       3.252         ms7210_ctrl_iic_top_inst/rstn
 IOLHR_16_1032/OSR_IOLHR                                                   f       led_int_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.252         Logic Levels: 0  
                                                                                   Logic: 0.141ns(9.888%), Route: 1.285ns(90.112%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.336    1001.068         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195    1001.263 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=1)        0.310    1001.573         ntR94            
 IOLHR_16_1032/OCLK                                                        r       led_int_obuf/opit_1/OCLK
 clock pessimism                                         0.141    1001.714                          
 clock uncertainty                                      -0.150    1001.564                          

 Recovery time                                          -0.141    1001.423                          

 Data required time                                               1001.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.423                          
 Data arrival time                                                   3.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.171                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.541
  Launch Clock Delay      :  1.825
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.334       1.825         ntR93            
 CLMA_27_666/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_27_666/Q2                    tco                   0.125       1.950 f       rstn_1ms[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.240       2.190         rstn_1ms[11]     
 CLMA_21_661/CR0                   td                    0.185       2.375 f       ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.143       2.518         _N2111           
 CLMA_21_661/Y1                    td                    0.055       2.573 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.242       2.815         ms7210_ctrl_iic_top_inst/N0
 CLMS_33_655/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.815         Logic Levels: 2  
                                                                                   Logic: 0.365ns(36.869%), Route: 0.625ns(63.131%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.286    1001.541         ntR93            
 CLMS_33_655/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.269    1001.810                          
 clock uncertainty                                      -0.150    1001.660                          

 Recovery time                                          -0.116    1001.544                          

 Data required time                                               1001.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.544                          
 Data arrival time                                                   2.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.729                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.708
  Launch Clock Delay      :  1.830
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.339       1.830         ntR95            
 CLMS_45_589/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_45_589/Q0                    tco                   0.125       1.955 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=4)        0.723       2.678         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.678         Logic Levels: 0  
                                                                                   Logic: 0.125ns(14.741%), Route: 0.723ns(85.259%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635    1000.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097    1000.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.453    1001.708         ntR93            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.141    1001.849                          
 clock uncertainty                                      -0.150    1001.699                          

 Recovery time                                          -0.141    1001.558                          

 Data required time                                               1001.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.558                          
 Data arrival time                                                   2.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.880                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.548
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.293       1.548         ntR95            
 CLMS_27_583/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_583/Q2                    tco                   0.103       1.651 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       0.501       2.152         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.152         Logic Levels: 0  
                                                                                   Logic: 0.103ns(17.053%), Route: 0.501ns(82.947%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.502       1.993         ntR93            
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.141       1.852                          
 clock uncertainty                                       0.000       1.852                          

 Removal time                                           -0.006       1.846                          

 Data required time                                                  1.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.846                          
 Data arrival time                                                   2.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.546
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=109)      0.291       1.546         ntR95            
 CLMS_45_589/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_45_589/Q0                    tco                   0.103       1.649 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=4)        0.522       2.171         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.171         Logic Levels: 0  
                                                                                   Logic: 0.103ns(16.480%), Route: 0.522ns(83.520%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.528       2.019         ntR93            
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.141       1.878                          
 clock uncertainty                                       0.000       1.878                          

 Removal time                                           -0.051       1.827                          

 Data required time                                                  1.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.827                          
 Data arrival time                                                   2.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.826
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.635       0.635         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.284       1.539         ntR93            
 CLMA_27_672/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ_perm/CLK

 CLMA_27_672/Q0                    tco                   0.109       1.648 f       rstn_1ms[13]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.177       1.825         rstn_1ms[13]     
 CLMA_21_661/Y1                    td                    0.100       1.925 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.197       2.122         ms7210_ctrl_iic_top_inst/N0
 CLMS_33_655/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.122         Logic Levels: 1  
                                                                                   Logic: 0.209ns(35.849%), Route: 0.374ns(64.151%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.758       0.758         cfg_clk          
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=20)       0.335       1.826         ntR93            
 CLMS_33_655/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.269       1.557                          
 clock uncertainty                                       0.000       1.557                          

 Removal time                                           -0.038       1.519                          

 Data required time                                                  1.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.519                          
 Data arrival time                                                   2.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.141       4.225 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.389       4.614         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.066       4.680 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.164       4.844         vga_ctrl_inst/_N298
 CLMA_21_474/Y2                    td                    0.070       4.914 f       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.780       5.694         nt_b_out[4]      
 IOLHR_16_330/DO_P                 td                    0.353       6.047 f       b_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.047         b_out_obuf[7]/ntO
 IOBD_0_330/PAD                    td                    2.007       8.054 f       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.123       8.177         b_out[7]         
 T22                                                                       f       b_out[7] (port)  

 Data arrival time                                                   8.177         Logic Levels: 4  
                                                                                   Logic: 2.637ns(64.427%), Route: 1.456ns(35.573%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.141       4.225 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.389       4.614         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.066       4.680 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.164       4.844         vga_ctrl_inst/_N298
 CLMA_21_474/Y2                    td                    0.070       4.914 f       vga_ctrl_inst/N85[1]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.692       5.606         nt_b_out[4]      
 IOLHR_16_324/DO_P                 td                    0.353       5.959 f       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.959         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.022       7.981 f       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129       8.110         b_out[6]         
 R22                                                                       f       b_out[6] (port)  

 Data arrival time                                                   8.110         Logic Levels: 4  
                                                                                   Logic: 2.652ns(65.872%), Route: 1.374ns(34.128%)
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : r_out[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        2.315       3.027         nt_sys_clk       
 USCM_215_627/CLKOUT               td                    0.115       3.142 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       3.527         ntclkbufg_1      
 HCKB_213_473/CLKOUT               td                    0.233       3.760 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=27)       0.324       4.084         ntR92            
 CLMS_27_487/CLK                                                           r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMS_27_487/CR1                   tco                   0.141       4.225 r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.389       4.614         vga_ctrl_inst/cnt_v [0]
 CLMS_27_469/Y2                    td                    0.066       4.680 f       vga_ctrl_inst/N41_mux4_7/gateop_perm/L6
                                   net (fanout=9)        0.265       4.945         vga_ctrl_inst/_N298
 CLMA_21_481/Y1                    td                    0.070       5.015 f       vga_ctrl_inst/N85[6]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.544       5.559         nt_r_out[4]      
 IOLHR_16_570/DO_P                 td                    0.353       5.912 f       r_out_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.912         r_out_obuf[7]/ntO
 IOBS_0_570/PAD                    td                    2.022       7.934 f       r_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.152       8.086         r_out[7]         
 P16                                                                       f       r_out[7] (port)  

 Data arrival time                                                   8.086         Logic Levels: 4  
                                                                                   Logic: 2.652ns(66.267%), Route: 1.350ns(33.733%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.440       0.540 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.540         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.540         Logic Levels: 1  
                                                                                   Logic: 0.440ns(81.481%), Route: 0.100ns(18.519%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn_in (port)   
                                   net (fanout=1)        0.136       0.136         rstn_in          
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_in_ibuf/ntD 
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.880       1.534         nt_rstn_in       
 CLMA_21_661/Y1                    td                    0.052       1.586 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.190       1.776         ms7210_ctrl_iic_top_inst/N0
 CLMS_33_655/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   1.776         Logic Levels: 3  
                                                                                   Logic: 0.570ns(32.095%), Route: 1.206ns(67.905%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_in (port)
Endpoint    : vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn_in (port)   
                                   net (fanout=1)        0.136       0.136         rstn_in          
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_in_ibuf/ntD 
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_in_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.880       1.534         nt_rstn_in       
 CLMA_21_661/Y1                    td                    0.052       1.586 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=12)       0.597       2.183         ms7210_ctrl_iic_top_inst/N0
 CLMA_21_475/RS                                                            r       vga_pic_inst/pix_data[0]/opit_0_L6Q_perm/RS

 Data arrival time                                                   2.183         Logic Levels: 3  
                                                                                   Logic: 0.570ns(26.111%), Route: 1.613ns(73.889%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_33_481/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_33_481/CLK         vga_ctrl_inst/cnt_h[0]/opit_0_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_33_469/CLK         vga_ctrl_inst/cnt_h[4]/opit_0_AQ/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_552/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_552/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           High Pulse Width  DRM_40_552/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                              
+----------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/place_route/hdmi_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/report_timing/hdmi_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/report_timing/hdmi_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/report_timing/rtr.db               
+----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,075 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:17s
