{"schemaVersion":{"minor":3,"patch":0,"major":0},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/highImpedance","interfaceLanguage":"swift"},"metadata":{"externalID":"s:11VHDLParsing12LogicLiteralO13highImpedanceyA2CmF","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"highImpedance","kind":"identifier"}],"symbolKind":"case","roleHeading":"Case","modules":[{"name":"VHDLParsing"}],"title":"LogicLiteral.highImpedance","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral"]]},"kind":"symbol","abstract":[{"text":"The signal has high impedance.","type":"text"}],"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"highImpedance"}],"languages":["swift"]}]}],"variants":[{"paths":["\/documentation\/vhdlparsing\/logicliteral\/highimpedance"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral/highImpedance":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/highImpedance","type":"topic","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"highImpedance"}],"kind":"symbol","abstract":[{"text":"The signal has high impedance.","type":"text"}],"url":"\/documentation\/vhdlparsing\/logicliteral\/highimpedance","role":"symbol","title":"LogicLiteral.highImpedance"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"}}}