

================================================================
== Vivado HLS Report for 'combine'
================================================================
* Date:           Mon Dec  1 20:03:23 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     11.82|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  17408|  17408|        17|          -|          -|  1024|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	19  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: magFrame_V [1/1] 0.00ns
entry:0  %magFrame_V = alloca [1024 x i32], align 4      ; <[1024 x i32]*> [#uses=2]

ST_1: phaseFrame_V [1/1] 0.00ns
entry:1  %phaseFrame_V = alloca [1024 x i32], align 4    ; <[1024 x i32]*> [#uses=2]

ST_1: previousPhase_V [1/1] 0.00ns
entry:2  %previousPhase_V = alloca [1024 x i1], align 1  ; <[1024 x i1]*> [#uses=2]

ST_1: time_domain_V [1/1] 0.00ns
entry:3  %time_domain_V = alloca [1024 x i32], align 4   ; <[1024 x i32]*> [#uses=1]

ST_1: stg_28 [1/1] 1.39ns
entry:4  br label %bb2


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
bb2:0  %i = phi i11 [ 0, %entry ], [ %i_1, %bb ]       ; <i11> [#uses=3]

ST_2: empty [1/1] 0.00ns
bb2:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_2: exitcond1 [1/1] 2.11ns
bb2:2  %exitcond1 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

ST_2: i_1 [1/1] 1.84ns
bb2:3  %i_1 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_2: stg_33 [1/1] 0.00ns
bb2:4  br i1 %exitcond1, label %bb3_ifconv, label %bb

ST_2: tmp [1/1] 0.00ns
bb:0  %tmp = zext i11 %i to i64                       ; <i64> [#uses=3]

ST_2: currentFrame_V_addr [1/1] 0.00ns
bb:1  %currentFrame_V_addr = getelementptr [1024 x i17]* @currentFrame_V, i64 0, i64 %tmp ; <i17*> [#uses=1]

ST_2: currentFrame_V_load [2/2] 2.39ns
bb:2  %currentFrame_V_load = load i17* %currentFrame_V_addr ; <i17> [#uses=1]

ST_2: wn_V_addr [1/1] 0.00ns
bb:3  %wn_V_addr = getelementptr [1024 x i20]* @wn_V, i64 0, i64 %tmp ; <i20*> [#uses=1]

ST_2: wn_V_load [2/2] 2.39ns
bb:4  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]

ST_2: stg_39 [2/2] 0.00ns
bb3_ifconv:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 3>: 2.39ns
ST_3: currentFrame_V_load [1/2] 2.39ns
bb:2  %currentFrame_V_load = load i17* %currentFrame_V_addr ; <i17> [#uses=1]

ST_3: wn_V_load [1/2] 2.39ns
bb:4  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]


 <State 4>: 6.66ns
ST_4: tmp_1_cast [1/1] 0.00ns
bb:5  %tmp_1_cast = zext i20 %wn_V_load to i37        ; <i37> [#uses=1]

ST_4: tmp_2_cast [1/1] 0.00ns
bb:6  %tmp_2_cast = zext i17 %currentFrame_V_load to i37 ; <i37> [#uses=1]

ST_4: tmp_3 [1/1] 6.66ns
bb:7  %tmp_3 = mul i37 %tmp_1_cast, %tmp_2_cast       ; <i37> [#uses=1]


 <State 5>: 6.36ns
ST_5: t_V_tr [1/1] 0.00ns
bb:8  %t_V_tr = call i57 @_ssdm_op_BitConcatenate.i57.i37.i20(i37 %tmp_3, i20 0) ; <i57> [#uses=1]

ST_5: sext_cast [1/1] 0.00ns
bb:9  %sext_cast = zext i57 %t_V_tr to i116           ; <i116> [#uses=1]

ST_5: mul [14/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 6>: 6.36ns
ST_6: mul [13/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 7>: 6.36ns
ST_7: mul [12/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 8>: 6.36ns
ST_8: mul [11/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 9>: 6.36ns
ST_9: mul [10/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 10>: 6.36ns
ST_10: mul [9/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 11>: 6.36ns
ST_11: mul [8/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 12>: 6.36ns
ST_12: mul [7/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 13>: 6.36ns
ST_13: mul [6/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 14>: 6.36ns
ST_14: mul [5/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 15>: 6.36ns
ST_15: mul [4/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 16>: 6.36ns
ST_16: mul [3/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 17>: 6.36ns
ST_17: mul [2/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]


 <State 18>: 8.75ns
ST_18: mul [1/14] 6.36ns
bb:10  %mul = mul i116 %sext_cast, 815238834194003126  ; <i116> [#uses=1]

ST_18: trunc_cast [1/1] 0.00ns
bb:11  %trunc_cast = call i16 @_ssdm_op_PartSelect.i16.i116.i32.i32(i116 %mul, i32 100, i32 115) ; <i16> [#uses=1]

ST_18: tmp_6 [1/1] 0.00ns
bb:12  %tmp_6 = zext i16 %trunc_cast to i32            ; <i32> [#uses=1]

ST_18: currentFrameWindowed_V_addr [1/1] 0.00ns
bb:13  %currentFrameWindowed_V_addr = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_18: stg_64 [1/1] 2.39ns
bb:14  store i32 %tmp_6, i32* %currentFrameWindowed_V_addr, align 4

ST_18: stg_65 [1/1] 0.00ns
bb:15  br label %bb2


 <State 19>: 0.00ns
ST_19: stg_66 [1/2] 0.00ns
bb3_ifconv:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 20>: 0.00ns
ST_20: stg_67 [2/2] 0.00ns
bb3_ifconv:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i32]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 21>: 2.39ns
ST_21: stg_68 [1/2] 0.00ns
bb3_ifconv:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i32]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)

ST_21: previousPhase_V_addr [1/1] 0.00ns
bb3_ifconv:2  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 0 ; <i1*> [#uses=1]

ST_21: stg_70 [1/1] 2.39ns
bb3_ifconv:3  store i1 false, i1* %previousPhase_V_addr


 <State 22>: 0.00ns
ST_22: stg_71 [2/2] 0.00ns
bb3_ifconv:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i32]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind


 <State 23>: 0.00ns
ST_23: stg_72 [1/2] 0.00ns
bb3_ifconv:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i32]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind

ST_23: stg_73 [1/1] 0.00ns
bb3_ifconv:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
