module wideexpr_00043(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +((s5)<<<(5'sb01110));
  assign y1 = (~&({4{s7}}))<<<((((ctrl[5]?$signed(s2):s0))<<(s5))&((-(6'b000110))|($signed((ctrl[4]?s3:6'sb001000)))));
  assign y2 = {3{(+((!(2'sb11))==({1{(ctrl[0]?{s1,s2}:(s7)^(5'sb01111))}})))!=(3'sb100)}};
  assign y3 = (4'sb1001)^(s4);
  assign y4 = ~|((s1)-($signed(-(s7))));
  assign y5 = ({+(u7),+((ctrl[7]?-({1{(s5)>>>(5'sb01111)}}):s5)),s4,{3{(s7)-($signed((1'b1)-($unsigned(s3))))}}})>>>(u0);
  assign y6 = (((ctrl[7]?s3:($signed((4'sb0001)>=(2'b00)))<<(s3)))^~(s2))-(+({($signed(+(1'sb0)))<<(((4'sb1001)<<<(1'sb0))|(1'sb1)),5'sb10011,u7}));
  assign y7 = (2'sb00)&($signed(~(((u2)-(u7))-((ctrl[4]?1'b1:1'b1)))));
endmodule
