<stg><name>compute_add_Pipeline_execute</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32">
<![CDATA[
newFuncRoot:4 %muxLogicCE_to_size_load_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_size_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:5 %size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load

]]></Node>
<StgValue><ssdm name="size_load_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln106 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31">
<![CDATA[
for.inc.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i:2 %i_cast = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:3 %icmp_ln106 = icmp_slt  i32 %i_cast, i32 %size_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln106 = br i1 %icmp_ln106, void %compute_add.exit.exitStub, void %for.inc.split.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split.i:0 %add_ln106 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split.i:11 %muxLogicData_to_store_ln106 = muxlogic i31 %add_ln106

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln106"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split.i:12 %muxLogicAddr_to_store_ln106 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln106"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:13 %store_ln106 = store i31 %add_ln106, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
compute_add.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln106"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:2 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:3 %specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32">
<![CDATA[
for.inc.split.i:4 %muxLogicCE_to_in1_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_in1_stream_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:5 %in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream

]]></Node>
<StgValue><ssdm name="in1_stream_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32">
<![CDATA[
for.inc.split.i:6 %muxLogicCE_to_in2_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_in2_stream_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:7 %in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream

]]></Node>
<StgValue><ssdm name="in2_stream_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.i:8 %add_ln108 = add i32 %in2_stream_read, i32 %in1_stream_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split.i:9 %muxLogicData_to_write_ln108 = muxlogic i32 %add_ln108

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln108"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.i:10 %write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %add_ln108

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:14 %br_ln106 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="size_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size_load"/></StgValue>
</port>
<port id="46" name="in1_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in1_stream"/></StgValue>
</port>
<port id="47" name="in2_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in2_stream"/></StgValue>
</port>
<port id="48" name="out_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="out_stream" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="55" from="empty_6" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="60" from="empty_3" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="63" from="empty_3" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="64" from="empty_3" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="65" from="empty_3" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="70" from="empty_3" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="71" from="empty_3" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="77" from="in2_stream" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="78" from="empty_6" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="81" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="84" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="85" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="86" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="91" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="92" from="empty_3" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="97" from="in1_stream" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="98" from="empty_6" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="100" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="101" from="empty_3" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="102" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="104" from="empty_3" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="105" from="empty_3" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="106" from="empty_3" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="107" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="108" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="109" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="110" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="111" from="empty_3" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="112" from="empty_3" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="114" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i32" to="size_load_read" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="size_load" to="size_load_read" fromId="45" toId="10">
</dataflow>
<dataflow id="120" from="StgValue_119" to="muxLogicData_to_store_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="121" from="i" to="muxLogicAddr_to_store_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_119" to="store_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="123" from="i" to="store_ln0" fromId="5" toId="13">
</dataflow>
<dataflow id="124" from="i" to="MuxLogicAddr_to_i_load" fromId="5" toId="15">
</dataflow>
<dataflow id="125" from="i" to="i_load" fromId="5" toId="16">
</dataflow>
<dataflow id="126" from="i_load" to="i_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="127" from="i_cast" to="icmp_ln106" fromId="17" toId="18">
</dataflow>
<dataflow id="128" from="size_load_read" to="icmp_ln106" fromId="10" toId="18">
</dataflow>
<dataflow id="129" from="icmp_ln106" to="br_ln106" fromId="18" toId="19">
</dataflow>
<dataflow id="130" from="i_load" to="add_ln106" fromId="16" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="add_ln106" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="add_ln106" to="muxLogicData_to_store_ln106" fromId="20" toId="21">
</dataflow>
<dataflow id="134" from="i" to="muxLogicAddr_to_store_ln106" fromId="5" toId="22">
</dataflow>
<dataflow id="135" from="add_ln106" to="store_ln106" fromId="20" toId="23">
</dataflow>
<dataflow id="136" from="i" to="store_ln106" fromId="5" toId="23">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecPipeline" to="specpipeline_ln106" fromId="137" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_72" to="specpipeline_ln106" fromId="72" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_56" to="specpipeline_ln106" fromId="56" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_56" to="specpipeline_ln106" fromId="56" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_56" to="specpipeline_ln106" fromId="56" toId="24">
</dataflow>
<dataflow id="143" from="empty_3" to="specpipeline_ln106" fromId="59" toId="24">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln107" fromId="144" toId="25">
</dataflow>
<dataflow id="147" from="StgValue_146" to="speclooptripcount_ln107" fromId="146" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_146" to="speclooptripcount_ln107" fromId="146" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_146" to="speclooptripcount_ln107" fromId="146" toId="25">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopName" to="specloopname_ln106" fromId="150" toId="26">
</dataflow>
<dataflow id="153" from="empty_18" to="specloopname_ln106" fromId="152" toId="26">
</dataflow>
<dataflow id="155" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="in1_stream_read" fromId="154" toId="28">
</dataflow>
<dataflow id="156" from="in1_stream" to="in1_stream_read" fromId="46" toId="28">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="in2_stream_read" fromId="154" toId="30">
</dataflow>
<dataflow id="158" from="in2_stream" to="in2_stream_read" fromId="47" toId="30">
</dataflow>
<dataflow id="159" from="in2_stream_read" to="add_ln108" fromId="30" toId="31">
</dataflow>
<dataflow id="160" from="in1_stream_read" to="add_ln108" fromId="28" toId="31">
</dataflow>
<dataflow id="161" from="add_ln108" to="muxLogicData_to_write_ln108" fromId="31" toId="32">
</dataflow>
<dataflow id="163" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln108" fromId="162" toId="33">
</dataflow>
<dataflow id="164" from="out_stream" to="write_ln108" fromId="48" toId="33">
</dataflow>
<dataflow id="165" from="add_ln108" to="write_ln108" fromId="31" toId="33">
</dataflow>
<dataflow id="166" from="icmp_ln106" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
