low-voltage_a dram_n sensing_v scheme_n with_ offset-cancellation_a sense_n amplifier_ a_ novel_a bitline_n sensing_v scheme_n is_v proposed_v for_ low-voltage_a dram_n to_ achieve_v low_a power_n dissipation_n and_ compatibility_n with_ low-voltage_a cmos_n ._ one_ of_ the_ major_a obstacles_n in_ low-voltage_a dram_n is_v the_ degradation_n of_ data-retention_n time_n due_a to_ low_a signal_n level_n at_ the_ memory_n cell_n ,_ which_ requires_v power-consuming_a refresh_a operations_n more_r frequently_r ._ this_ paper_n proposes_v an_ offset-cancellation_n sense-amplifier_n scheme_n (_ ocsa_n )_ that_ improves_v data-retention_n time_n significantly_r even_r at_ low_a supply_n voltage_n ._ it_ also_r improves_v die_v efficiency_n ,_ because_ the_ proposed_v scheme_n reduces_v the_ number_n of_ sense_n amplifiers_n by_ supporting_v more_r cells_n in_ each_ sense_n amplifier_n ._ measurements_n show_v that_ the_ data-retention_n time_n of_ the_ proposed_v scheme_n at_ 1.5-v_ supply_n voltage_n is_v 2.4_ times_n of_ the_ conventional_a scheme_n at_ 2.0_ v_n