// Seed: 1850874079
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2
);
  wire id_4, id_5;
endmodule
module module_1 (
    output tri1  id_0
    , id_7#(
        .id_8(-1)
    ),
    input  tri1  id_1,
    input  tri   id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  uwire id_5
);
  assign id_4 = {-1, -1 ? -1 : 1, id_5 - 1, -1};
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
  wire id_9, id_10, id_11, id_12;
  logic id_13;
  ;
  wire id_14;
endmodule
