set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {zjw_yiweiluoji.vho zjw_yiweiluoji_vhd.sdo}}
}
