<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<module id="AArch64_Core" HW_revision="" XML_version="1.2" description="AArch64 Core Registers">
    <register id="PC" acronym="PC" width="64" description="Program Counter"/>
    <register id="SP" acronym="SP" width="64" description="Stack Pointer"/>
    <register id="DSPSR_EL0" acronym="DSPSR_EL0" width="32" description="Saved PSTATE">
        <bitfield id="N" width="1" begin="31" end="31" description="Sign bit of result" rwaccess="RW"/>
        <bitfield id="Z" width="1" begin="30" end="30" description="1 if result is zero, 0 otherwise" rwaccess="RW"/>
        <bitfield id="C" width="1" begin="29" end="29" description="Carry/borrow bit of operation" rwaccess="RW"/>
        <bitfield id="V" width="1" begin="28" end="28" description="Set to 1 if operation overflowed" rwaccess="RW"/>
        <bitfield id="Q" width="1" begin="27" end="27" description="Cumulative saturation bit (AARCH32 only)" rwaccess="RW"/>
        <bitfield id="IT_10" width="2" begin="26" end="25" description="Bits 1:0 of If-Then state (AARCH32 only)" rwaccess="RW"/>
        <bitfield id="J" width="1" begin="24" end="24" description="Jazelle state - obsolete in ARMv8" rwaccess="RW"/>
        <bitfield id="RES0" width="2" begin="23" end="22" description="Reserved 0" rwaccess="R"/>
        <bitfield id="SS" width="1" begin="21" end="21" description="Software step enabled" rwaccess="RW"/>
        <bitfield id="IL" width="1" begin="20" end="20" description="Illegal execution state" rwaccess="RW"/>
        <bitfield id="GE" width="4" begin="16" end="19" description="Greater than or Equal flags for parallel add/sub (AARCH32 only)" rwaccess="RW"/>
        <bitfield id="IT_72" width="6" begin="10" end="19" description="Bits 7:2 of If-Then state (AARCH32 only)" rwaccess="RW"/>
        <bitfield id="E" width="1" begin="9" end="9" description="Endian bit (0 little, 1 big) (AARCH32 only)" rwaccess="RW"/>
        <bitfield id="A" width="1" begin="8" end="8" description="Asynchronous data abort mask bit" rwaccess="RW"/>
        <bitfield id="I" width="1" begin="7" end="7" description="IRQ mask bit" rwaccess="RW"/>
        <bitfield id="F" width="1" begin="6" end="6" description="FIQ mask bit" rwaccess="RW"/>
        <bitfield id="T" width="1" begin="5" end="5" description="Thumb execution state bit" rwaccess="RW"/>
        <bitfield id="M4" width="1" begin="4" end="4" description="Register width exception was taken from (1=AARCH32)" rwaccess="RW"/>
        <bitfield id="M30" width="4" begin="0" end="3" description="Mode exception was taken from" rwaccess="RW"/>
    </register>
    <register id="LR" acronym="R30" width="64" description="General Purpose Register 30"/>

<!-- General purpose registers -->

    <register id="X0" acronym="X0" width="64" description="64 Bit General Purpose Register 0"/>
    <register id="X1" acronym="X1" width="64" description="64 Bit General Purpose Register 1"/>
    <register id="X2" acronym="X2" width="64" description="64 Bit General Purpose Register 2"/>
    <register id="X3" acronym="X3" width="64" description="64 Bit General Purpose Register 3"/>
    <register id="X4" acronym="X4" width="64" description="64 Bit General Purpose Register 4"/>
    <register id="X5" acronym="X5" width="64" description="64 Bit General Purpose Register 5"/>
    <register id="X6" acronym="X6" width="64" description="64 Bit General Purpose Register 6"/>
    <register id="X7" acronym="X7" width="64" description="64 Bit General Purpose Register 7"/>
    <register id="X8" acronym="X8" width="64" description="64 Bit General Purpose Register 8"/>
    <register id="X9" acronym="X9" width="64" description="64 Bit General Purpose Register 9"/>
    <register id="X10" acronym="X10" width="64" description="64 Bit General Purpose Register 10"/>
    <register id="X11" acronym="X11" width="64" description="64 Bit General Purpose Register 11"/>
    <register id="X12" acronym="X12" width="64" description="64 Bit General Purpose Register 12"/>
    <register id="X13" acronym="X13" width="64" description="64 Bit General Purpose Register 13"/>
    <register id="X14" acronym="X14" width="64" description="64 Bit General Purpose Register 14"/>
    <register id="X15" acronym="X15" width="64" description="64 Bit General Purpose Register 15"/>
    <register id="X16" acronym="X16" width="64" description="64 Bit General Purpose Register 16"/>
    <register id="X17" acronym="X17" width="64" description="64 Bit General Purpose Register 17"/>
    <register id="X18" acronym="X18" width="64" description="64 Bit General Purpose Register 18"/>
    <register id="X19" acronym="X19" width="64" description="64 Bit General Purpose Register 19"/>
    <register id="X20" acronym="X20" width="64" description="64 Bit General Purpose Register 20"/>
    <register id="X21" acronym="X21" width="64" description="64 Bit General Purpose Register 21"/>
    <register id="X22" acronym="X22" width="64" description="64 Bit General Purpose Register 22"/>
    <register id="X23" acronym="X23" width="64" description="64 Bit General Purpose Register 23"/>
    <register id="X24" acronym="X24" width="64" description="64 Bit General Purpose Register 24"/>
    <register id="X25" acronym="X25" width="64" description="64 Bit General Purpose Register 25"/>
    <register id="X26" acronym="X26" width="64" description="64 Bit General Purpose Register 26"/>
    <register id="X27" acronym="X27" width="64" description="64 Bit General Purpose Register 27"/>
    <register id="X28" acronym="X28" width="64" description="64 Bit General Purpose Register 28"/>
    <register id="X29" acronym="X29" width="64" description="64 Bit General Purpose Register 29"/>
    <register id="X30" acronym="X30" width="64" description="64 Bit General Purpose Register 30"/>
</module>
