---
title: Engineering and manufacturing of silicon wafers
videoId: sIRfWyyOFPg
---

From: [[asianometry]] <br/> 

Silicon is the most studied element on Earth over the past 70 years, with extensive research into ways to cut, etch, grind, clean, crystallize, and polish it <a class="yt-timestamp" data-t="00:00:00">[00:00:00]</a>. Engineers have transformed this plentiful, shiny rock into the century's most impactful piece of technology <a class="yt-timestamp" data-t="00:00:11">[00:00:11]</a>. Decades of research and engineering have gone into creating cutting-edge [[impact_and_applications_of_silicon_wafers_in_technology | semiconductor wafers]] <a class="yt-timestamp" data-t="00:00:21">[00:00:21]</a>.

## What Are Silicon Wafers?

The silicon wafer is the fundamental building block for [[impact_and_applications_of_silicon_wafers_in_technology | semiconductors]], micro-electromechanical systems (MEMS), and solar cells <a class="yt-timestamp" data-t="00:00:51">[00:00:51]</a>. It serves as a substrate for microelectronic devices built on top of it <a class="yt-timestamp" data-t="00:00:57">[00:00:57]</a>.

There are generally two types of silicon wafers:
*   Those graded for producing solar cells <a class="yt-timestamp" data-t="00:01:05">[00:01:05]</a>.
*   Those for integrated circuits <a class="yt-timestamp" data-t="00:01:07">[00:01:07]</a>. The latter requires higher grade purity, 11 nines compared to 6 nines for solar cells <a class="yt-timestamp" data-t="00:01:10">[00:01:10]</a>.

Wafers are produced in three general sizes: 150mm, 200mm, and 300mm <a class="yt-timestamp" data-t="00:01:20">[00:01:20]</a>. Larger wafers are more challenging to produce but are more economical if manufactured with a good yield <a class="yt-timestamp" data-t="00:01:27">[00:01:27]</a>.

## From Sand to Semiconductor-Grade Polysilicon

Wafer manufacturing begins with the formation of a single, perfect silicon crystal or ingot <a class="yt-timestamp" data-t="00:01:38">[00:01:38]</a>. This crystal starts with pristine sand <a class="yt-timestamp" data-t="00:01:44">[00:01:44]</a>.

### Sourcing and Initial Processing

Today's modern wafers are made from silicon, Earth's second most abundant element <a class="yt-timestamp" data-t="00:01:50">[00:01:50]</a>. Silicon is a blue-gray, brittle element in the same group as germanium and carbon <a class="yt-timestamp" data-t="00:01:54">[00:01:54]</a>. Silica, a major component of sand, is the starting material <a class="yt-timestamp" data-t="00:02:01">[00:02:01]</a>. Sourcing the purest possible natural sand minimizes the need for additional [[purification_and_processing_of_silicon_for_semiconductors_and_solar_cells | purification]] <a class="yt-timestamp" data-t="00:02:06">[00:02:06]</a>.

The largest source of high-purity quartz for wafers is Unimin Corporation (now Kovia) in the United States, mining from pegmatite deposits near Spruce Pine, North Carolina <a class="yt-timestamp" data-t="00:02:29">[00:02:29]</a>. Another significant supplier is Norwegian Crystallites, mining high-quality quartz from Drag in northern Norway <a class="yt-timestamp" data-t="00:02:46">[00:02:46]</a>. The purest wafer sand available has a purity of 99.9992%, with trace boron at 40 parts per billion <a class="yt-timestamp" data-t="00:02:54">[00:02:54]</a>. Even this high purity is insufficient for [[impact_and_applications_of_silicon_wafers_in_technology | semiconductors]], requiring further [[purification_and_processing_of_silicon_for_semiconductors_and_solar_cells | purification]] <a class="yt-timestamp" data-t="00:03:07">[00:03:07]</a>.

To begin the [[purification_and_processing_of_silicon_for_semiconductors_and_solar_cells | purification]] process:
1.  Wafer sand is mixed with a carbon source (coke, coal, or wood chips) <a class="yt-timestamp" data-t="00:03:15">[00:03:15]</a>.
2.  It's heated in a submerged electrode arc furnace to 1500-2000 degrees Celsius <a class="yt-timestamp" data-t="00:03:25">[00:03:25]</a>.
3.  This process, where oxygen leaves silicon and attaches to carbon, yields metallurgical-grade silicon (MG-Si) with a purity of 98-99% <a class="yt-timestamp" data-t="00:03:32">[00:03:32]</a>.

### Refining to Semiconductor-Grade Polysilicon

Metallurgical-grade silicon is too impure for [[impact_and_applications_of_silicon_wafers_in_technology | semiconductors]] <a class="yt-timestamp" data-t="00:03:50">[00:03:50]</a>. Further [[purification_and_processing_of_silicon_for_semiconductors_and_solar_cells | purification]] involves:
1.  Powdered MG-Si is mixed with hydrochloric acid and heated in a reactor to 300 degrees Celsius, creating intermediate chemicals <a class="yt-timestamp" data-t="00:04:00">[00:04:00]</a>.
2.  These are processed into semiconductor-grade polysilicon <a class="yt-timestamp" data-t="00:04:12">[00:04:12]</a>. Technicians often aim for trichlorosilane, which removes traces of iron and aluminum <a class="yt-timestamp" data-t="00:04:17">[00:04:17]</a>.
3.  Pure trichlorosilane is vaporized and combined with pure hydrogen in a chemical vapor deposition (CVD) reactor <a class="yt-timestamp" data-t="00:04:30">[00:04:30]</a>.
4.  The gas decomposes, depositing silicon onto thin "slim rods" of silicon <a class="yt-timestamp" data-t="00:04:38">[00:04:38]</a>. After 200-300 hours of slow growth at 1100 degrees Celsius, a larger rod of semiconductor-grade polysilicon is formed <a class="yt-timestamp" data-t="00:04:44">[00:04:44]</a>.

This CVD method is known as the **Siemens method**, patented by the company Siemens in the 1950s <a class="yt-timestamp" data-t="00:04:56">[00:04:56]</a>. While achieving desired purity, it only yields about 30% of the input silicon and consumes a lot of power <a class="yt-timestamp" data-t="00:05:22">[00:05:22]</a>. A competing process uses fluid bed reactors, gaining traction due to better economics <a class="yt-timestamp" data-t="00:05:09">[00:05:09]</a>.

### Solar Grade Polysilicon

Solar-grade polysilicon does not require the same high purity as [[impact_and_applications_of_silicon_wafers_in_technology | semiconductor-grade]] polysilicon <a class="yt-timestamp" data-t="00:05:35">[00:05:35]</a>. The solar cell industry is more cost-sensitive, needing panels to be market-competitive with fossil fuels and wind <a class="yt-timestamp" data-t="00:05:41">[00:05:41]</a>. Therefore, less strict [[purification_and_processing_of_silicon_for_semiconductors_and_solar_cells | purification]] processes are used for solar grade polysilicon <a class="yt-timestamp" data-t="00:05:55">[00:05:55]</a>. Efforts include leaching acids onto metallurgical silicon, which helps remove some impurities, but further scientific development is needed <a class="yt-timestamp" data-t="00:06:02">[00:06:02]</a>.

## Crystal Growth: The Czochralski Method

The next step for [[impact_and_applications_of_silicon_wafers_in_technology | semiconductor wafers]] is to create single crystals that are pure and free of defects <a class="yt-timestamp" data-t="00:06:27">[00:06:27]</a>. Ninety-five percent of the industry's crystals are grown using the **Czochralski (Cz) method** <a class="yt-timestamp" data-t="00:06:38">[00:06:38]</a>.

### [[history_of_silicon_wafer_development | History of the Cz Method]]

In 1916, Polish metallurgist Jan Czochralski, working in Berlin, published a method for making single metal crystals <a class="yt-timestamp" data-t="00:06:49">[00:06:49]</a>. He accidentally discovered it by dipping his pen into molten tin instead of an inkwell, pulling out a continuous, unbroken thread of solidified single crystal tin <a class="yt-timestamp" data-t="00:06:58">[00:06:58]</a>.

The first transistors were made of germanium <a class="yt-timestamp" data-t="00:07:44">[00:07:44]</a>. Scientists G.K. Teal and J.B. Little modified the original Cz method to create germanium crystals <a class="yt-timestamp" data-t="00:07:46">[00:07:46]</a>. When the industry switched to silicon, they adapted the Cz method for silicon <a class="yt-timestamp" data-t="00:07:56">[00:07:56]</a>. Teal and Buehler began growing Cz silicon crystals in 1951 <a class="yt-timestamp" data-t="00:08:01">[00:08:01]</a>.

### The Cz Process

The Cz method involves growing a single crystal in stages, each requiring differing conditions <a class="yt-timestamp" data-t="00:08:09">[00:08:09]</a>:
1.  A pool of polysilicon melt is created in a quartz crucible by melting solid chunks at 1420 degrees Celsius <a class="yt-timestamp" data-t="00:08:15">[00:08:15]</a>. The melt is kept at a high temperature to prevent air bubbles <a class="yt-timestamp" data-t="00:08:27">[00:08:27]</a>.
2.  A small "seed crystal" (a few millimeters large, with the final crystal's shape) is slowly introduced into the melt <a class="yt-timestamp" data-t="00:08:32">[00:08:32]</a>.
3.  A portion of the seed crystal is allowed to melt <a class="yt-timestamp" data-t="00:08:41">[00:08:41]</a>.
4.  The seed is then slowly pulled out of the melt while being twisted <a class="yt-timestamp" data-t="00:08:45">[00:08:45]</a>.
5.  If done correctly, the melt crystallizes under the seed, forming the crystal <a class="yt-timestamp" data-t="00:08:50">[00:08:50]</a>. The rate of pulling and heat temperature control the growth of the crystal's conical and cylindrical parts <a class="yt-timestamp" data-t="00:08:57">[00:08:57]</a>.
6.  Towards the end, a tapering off and cone shape are created to prevent imperfections from temperature differences or pulling inconsistencies <a class="yt-timestamp" data-t="00:09:05">[00:09:05]</a>.

Early silicon crystals were small (8 inches long, 0.75 inches diameter) and handled by hand <a class="yt-timestamp" data-t="00:09:29">[00:09:29]</a>. Modern Cz machines have grown significantly, from 14 feet high and 30-40 kg in the 1970s to over double in height and 400 kg today <a class="yt-timestamp" data-t="00:09:42">[00:09:42]</a>. These machines now include heat shields, cameras, and magnetic fields for quality control <a class="yt-timestamp" data-t="00:09:54">[00:09:54]</a>. Decades of research have honed this method to produce crystals as free as possible from impurities and dislocations <a class="yt-timestamp" data-t="00:10:01">[00:10:01]</a>.

## Wafer Cutting and Finishing

Once the crystals are made, they are cut into wafers <a class="yt-timestamp" data-t="00:10:09">[00:10:09]</a>.

### Cutting the Ingot

The process is more complex than slicing a sausage <a class="yt-timestamp" data-t="00:10:12">[00:10:12]</a>:
1.  The crystal's crown and tail cones are cut off <a class="yt-timestamp" data-t="00:10:14">[00:10:14]</a>.
2.  The body is sawed into sections and ground into ingots, with extra material ground down as crystals are grown larger than specific dimensions <a class="yt-timestamp" data-t="00:10:18">[00:10:18]</a>.
3.  Notches are placed to guide the saw <a class="yt-timestamp" data-t="00:10:28">[00:10:28]</a>.

Two primary sawing methods exist:
*   **Diamond Inner Diameter (ID) Saw**: Conventional saw blades cut on the outer diameter; ID saws have their cutting edges on the inside <a class="yt-timestamp" data-t="00:10:37">[00:10:37]</a>. They cut one wafer at a time, each taking a few minutes <a class="yt-timestamp" data-t="00:10:50">[00:10:50]</a>. Blade flex or imperfections can cause wafer defects requiring later correction <a class="yt-timestamp" data-t="00:10:55">[00:10:55]</a>.
*   **Wire Saw**: Early wire saws transported a slurry of silicon carbide grit and oil to perform the cutting <a class="yt-timestamp" data-t="00:11:02">[00:11:02]</a>. More recently, diamond abrasive wire saws (steel wire coated with diamonds) are used, cutting faster with less damage to the wafer's structural integrity <a class="yt-timestamp" data-t="00:11:16">[00:11:16]</a>. Wire saws take longer per ingot but can make all cuts at once, making them preferred for wafers larger than 150mm due to better yields <a class="yt-timestamp" data-t="00:11:29">[00:11:29]</a>.

### Finishing Steps

After cutting, wafers have imperfections like warped shapes, rectangular edges (vulnerable to chipping), and surface contamination <a class="yt-timestamp" data-t="00:12:03">[00:12:03]</a>. Further processing ensures the ideal wafer at the lowest cost:
1.  **Lapping and Etching**: Removes surface silicon cracked or traumatized by cutting, while maintaining flatness <a class="yt-timestamp" data-t="00:12:22">[00:12:22]</a>.
2.  **Polishing**: The wafer surface is polished for optical photolithography using a chemical mechanical polish (CMP) with silica slurry and acids to create a damage-free, smooth surface <a class="yt-timestamp" data-t="00:12:33">[00:12:33]</a>.
3.  **Washing and Inspection**: The wafer is washed with more acids and inspected for issues <a class="yt-timestamp" data-t="00:12:50">[00:12:50]</a>.
Once it passes, it's ready for fabbing at companies like TSMC, Intel, or Samsung <a class="yt-timestamp" data-t="00:12:55">[00:12:55]</a>.

## Key Players and Industry Dynamics

The leading silicon wafer suppliers in the [[impact_and_applications_of_silicon_wafers_in_technology | semiconductor industry]] are Japanese companies Shin-Etsu Chemical and Sumco, together holding about 60% of the market <a class="yt-timestamp" data-t="00:13:00">[00:13:00]</a>. Shin-Etsu is the market leader <a class="yt-timestamp" data-t="00:13:09">[00:13:09]</a>. Their work is largely done in Japan, partly for political reasons and reflecting the legacy of Japan's once-thriving [[history_of_silicon_wafer_development | semiconductor industry]] <a class="yt-timestamp" data-t="00:13:13">[00:13:13]</a>. Throughout the 1980s, Japanese chemical companies like Shin-Etsu invested in R&D to develop the best [[technological_advancements_in_semiconductor_manufacturing | semiconductor materials]] for their domestic firms <a class="yt-timestamp" data-t="00:13:22">[00:13:22]</a>. Shin-Etsu and Sumco survived the real estate bubble by focusing on these technically difficult products and exporting them <a class="yt-timestamp" data-t="00:13:33">[00:13:33]</a>.

There has been concern about the concentration of silicon wafer production in Japan; fires or earthquakes affecting these plants can grind supply chains to a halt <a class="yt-timestamp" data-t="00:13:48">[00:13:48]</a>.

## Why Silicon? Alternatives and Advantages

The first [[impact_and_applications_of_silicon_wafers_in_technology | semiconductor wafers]] were made from germanium, but industrialists found it impractical due to:
*   **Heat tolerances**: Germanium wafers stopped working at 90 degrees Celsius, indicating a narrow band gap <a class="yt-timestamp" data-t="00:14:08">[00:14:08]</a>. Silicon, in contrast, has a much wider band gap <a class="yt-timestamp" data-t="00:14:24">[00:14:24]</a>.
*   **Insulating layer**: When heated in an oxygen-rich environment, silicon reacts to create a layer of silicon dioxide <a class="yt-timestamp" data-t="00:14:30">[00:14:30]</a>. This insulating layer is chemically stable, not water-soluble, protects underlying electronics, and can be easily etched away <a class="yt-timestamp" data-t="00:14:37">[00:14:37]</a>. This makes it highly suitable for photolithography and wet chemical fabrication <a class="yt-timestamp" data-t="00:14:46">[00:14:46]</a>.
*   **Cost and Toxicity**: Silicon is non-toxic and 10 times cheaper than germanium <a class="yt-timestamp" data-t="00:14:50">[00:14:50]</a>.

## [[challenges_and_future_developments_in_silicon_wafer_industry | Challenges and Future Developments]]

The industry standard for wafers is currently 300mm, a transition that took 10 years of unprecedented industry coordination <a class="yt-timestamp" data-t="00:14:59">[00:14:59]</a>. The next step is to migrate to 450mm wafers <a class="yt-timestamp" data-t="00:15:09">[00:15:09]</a>.

### Transition to 450mm Wafers

This transition faces a deadlock:
*   **Proponents**: Intel, TSMC, and Samsung are in favor <a class="yt-timestamp" data-t="00:15:19">[00:15:19]</a>. A 450mm wafer has twice the surface area of a 300mm wafer, and processing equipment would only cost 30% more, making it a clear advantage for chip fabricators <a class="yt-timestamp" data-t="00:15:31">[00:15:31]</a>.
*   **Opponents**: Equipment and wafer suppliers like Shin-Etsu, Lam Research, and Applied Materials are not in favor <a class="yt-timestamp" data-t="00:15:24">[00:15:24]</a>. For them, it means slower throughputs, more spending on silicon, lower yields, and retooling brand-new equipment <a class="yt-timestamp" data-t="00:15:48">[00:15:48]</a>. These efforts must be financially viable <a class="yt-timestamp" data-t="00:15:57">[00:15:57]</a>.

The first 400mm crystals were grown in 1995 <a class="yt-timestamp" data-t="00:16:04">[00:16:04]</a>. The original roadmap projected 450mm wafers by 2014, but the timeline keeps pushing back <a class="yt-timestamp" data-t="00:16:07">[00:16:07]</a>.

### Beyond Silicon?

While some researchers discuss moving away from silicon for next-generation [[impact_and_applications_of_silicon_wafers_in_technology | semiconductors]] (e.g., graphene) <a class="yt-timestamp" data-t="00:16:18">[00:16:18]</a>, silicon is likely to remain dominant for a long time <a class="yt-timestamp" data-t="00:16:28">[00:16:28]</a>. It is a $10+ billion sector and the foundation of the $400 billion [[impact_and_applications_of_silicon_wafers_in_technology | semiconductor world]] <a class="yt-timestamp" data-t="00:16:30">[00:16:30]</a>. The industry's fierce competitiveness drives continuous innovation in growing, cutting, sawing, polishing, and processing <a class="yt-timestamp" data-t="00:16:39">[00:16:39]</a>.

However, silicon may not be the ultimate answer for the distant future <a class="yt-timestamp" data-t="00:16:50">[00:16:50]</a>. As Moore's Law stalled, the industry found other ways to improve end-user performance, such as [[technological_advancements_in_semiconductor_manufacturing | system-on-chip]] (SoC) designs that combine different components optimized for specific use cases <a class="yt-timestamp" data-t="00:16:57">[00:16:57]</a>. Similarly, parts of silicon chips can be replaced or blended with new materials more suitable for certain functions <a class="yt-timestamp" data-t="00:17:21">[00:17:21]</a>. For instance, high-power, high-voltage devices with band gap requirements beyond silicon can be fabricated with gallium nitride, which can then be matched with traditional silicon to deliver better performance without further transistor scaling <a class="yt-timestamp" data-t="00:17:28">[00:17:28]</a>. Wafer technologies will need to adapt to accommodate these new developments, adding further engineering sophistication <a class="yt-timestamp" data-t="00:17:48">[00:17:48]</a>.