HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:counter_top
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 0 of counterEnable||counter_top.srr(32);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter_top.srr'/linenumber/32||counter_top.v(9);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\hdl\counter_top.v'/linenumber/9
Implementation;Synthesis|| MT530 ||@W:Found inferred clock counter_top|clock which controls 1207 sequential elements including loop_gen_block\[0\]\.genblk1\.counter_inst.temp[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||counter_top.srr(180);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter_top.srr'/linenumber/180||counter.v(11);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw7_practical\libero\counter\hdl\counter.v'/linenumber/11
Implementation;Synthesis|| MT420 ||@W:Found inferred clock counter_top|clock with period 10.00ns. Please declare a user-defined clock on object "p:clock"||counter_top.srr(316);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter_top.srr'/linenumber/316||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||counter_top.srr(332);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter_top.srr'/linenumber/332||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||counter_top.srr(334);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\synthesis\counter_top.srr'/linenumber/334||null;null
Implementation;Compile;RootName:counter_top
Implementation;Compile||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||counter_top_compile_log.rpt;liberoaction://open_report/file/counter_top_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:counter_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||counter_top_placeroute_log.rpt;liberoaction://open_report/file/counter_top_placeroute_log.rpt||(null);(null)
