A full data-path RV32I implementation, with CSR module

But this project is backup only, no intention to add comments. watz0n

---

If you need some entry point information, please reference below project:
* [GitHub chisel3-rv32i-unittest-alu](https://github.com/watz0n/chisel3-rv32i-unittest-alu) : The beginning step of this project
* [GitHub chisel3-rv32i-asap](https://github.com/watz0n/chisel3-rv32i-asap) : The first milestone to simulate 1-stage RISCV-32I core