Timing Analyzer report for Memory
Tue Feb 26 15:22:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Timing Closure Recommendations
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Setup: 'clk_direct'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk_direct'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Setup: 'clk_direct'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk_direct'
 26. Slow 1200mV 0C Model Metastability Summary
 27. Fast 1200mV 0C Model Setup Summary
 28. Fast 1200mV 0C Model Hold Summary
 29. Fast 1200mV 0C Model Recovery Summary
 30. Fast 1200mV 0C Model Removal Summary
 31. Fast 1200mV 0C Model Minimum Pulse Width Summary
 32. Fast 1200mV 0C Model Setup: 'clk'
 33. Fast 1200mV 0C Model Setup: 'clk_direct'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk_direct'
 36. Fast 1200mV 0C Model Metastability Summary
 37. Multicorner Timing Analysis Summary
 38. Board Trace Model Assignments
 39. Input Transition Times
 40. Signal Integrity Metrics (Slow 1200mv 0c Model)
 41. Signal Integrity Metrics (Slow 1200mv 85c Model)
 42. Signal Integrity Metrics (Fast 1200mv 0c Model)
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths Summary
 48. Clock Status Summary
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Memory                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }        ;
; clk_direct ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_direct } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 123.27 MHz ; 123.27 MHz      ; clk        ;                                                               ;
; 311.33 MHz ; 250.0 MHz       ; clk_direct ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clk        ; -3.556 ; -1515.294     ;
; clk_direct ; -2.212 ; -283.136      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clk        ; 0.387 ; 0.000         ;
; clk_direct ; 0.429 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; clk        ; -3.000 ; -1430.646                   ;
; clk_direct ; -3.000 ; -1389.526                   ;
+------------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.556 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.188      ; 4.282      ;
; -3.556 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.188      ; 4.282      ;
; -3.554 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.194      ; 4.286      ;
; -3.511 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.177      ; 4.226      ;
; -3.511 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.177      ; 4.226      ;
; -3.509 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.183      ; 4.230      ;
; -3.472 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.217      ; 4.227      ;
; -3.472 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.217      ; 4.227      ;
; -3.471 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.223      ; 4.232      ;
; -3.466 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.188      ; 4.192      ;
; -3.466 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.188      ; 4.192      ;
; -3.464 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.194      ; 4.196      ;
; -3.440 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.180      ; 4.158      ;
; -3.440 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.180      ; 4.158      ;
; -3.439 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.186      ; 4.163      ;
; -3.421 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.177      ; 4.136      ;
; -3.421 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.177      ; 4.136      ;
; -3.419 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.183      ; 4.140      ;
; -3.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.193      ; 4.133      ;
; -3.402 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.193      ; 4.133      ;
; -3.400 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.199      ; 4.137      ;
; -3.395 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.204      ; 4.137      ;
; -3.395 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.204      ; 4.137      ;
; -3.394 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.210      ; 4.142      ;
; -3.373 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.217      ; 4.128      ;
; -3.373 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.217      ; 4.128      ;
; -3.371 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.223      ; 4.132      ;
; -3.360 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.170      ; 4.068      ;
; -3.360 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.170      ; 4.068      ;
; -3.358 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.176      ; 4.072      ;
; -3.344 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.160      ; 4.042      ;
; -3.344 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.160      ; 4.042      ;
; -3.343 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.166      ; 4.047      ;
; -3.339 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.196      ; 4.073      ;
; -3.339 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.196      ; 4.073      ;
; -3.337 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.202      ; 4.077      ;
; -3.336 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.165      ; 4.039      ;
; -3.336 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.165      ; 4.039      ;
; -3.334 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.171      ; 4.043      ;
; -3.328 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.188      ; 4.054      ;
; -3.328 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.188      ; 4.054      ;
; -3.326 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.194      ; 4.058      ;
; -3.318 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.236      ; 4.092      ;
; -3.318 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.236      ; 4.092      ;
; -3.317 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.242      ; 4.097      ;
; -3.315 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.235      ; 4.088      ;
; -3.315 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.235      ; 4.088      ;
; -3.314 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.241      ; 4.093      ;
; -3.298 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.233      ; 4.069      ;
; -3.298 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.233      ; 4.069      ;
; -3.297 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.239      ; 4.074      ;
; -3.295 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.205      ; 4.038      ;
; -3.295 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.205      ; 4.038      ;
; -3.294 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.208      ; 4.040      ;
; -3.294 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.208      ; 4.040      ;
; -3.294 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.211      ; 4.043      ;
; -3.294 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.180      ; 4.012      ;
; -3.294 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.180      ; 4.012      ;
; -3.292 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.214      ; 4.044      ;
; -3.292 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.186      ; 4.016      ;
; -3.291 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.202      ; 4.031      ;
; -3.291 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.202      ; 4.031      ;
; -3.290 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.221      ; 4.049      ;
; -3.290 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.221      ; 4.049      ;
; -3.289 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.208      ; 4.035      ;
; -3.288 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.227      ; 4.053      ;
; -3.288 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.197      ; 4.023      ;
; -3.288 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.197      ; 4.023      ;
; -3.287 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.220      ; 4.045      ;
; -3.287 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.203      ; 4.028      ;
; -3.287 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.220      ; 4.045      ;
; -3.286 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.226      ; 4.050      ;
; -3.285 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.215      ; 4.038      ;
; -3.285 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.233      ; 4.056      ;
; -3.285 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.215      ; 4.038      ;
; -3.285 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.233      ; 4.056      ;
; -3.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.239      ; 4.061      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.221      ; 4.042      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.204      ; 4.025      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.204      ; 4.025      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.177      ; 3.998      ;
; -3.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.177      ; 3.998      ;
; -3.281 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.210      ; 4.029      ;
; -3.281 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.183      ; 4.002      ;
; -3.280 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.200      ; 4.018      ;
; -3.280 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.200      ; 4.018      ;
; -3.279 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.206      ; 4.023      ;
; -3.278 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.208      ; 4.024      ;
; -3.278 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.208      ; 4.024      ;
; -3.277 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.214      ; 4.029      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.217      ; 4.031      ;
; -3.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.217      ; 4.031      ;
; -3.275 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.223      ; 4.036      ;
; -3.272 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.204      ; 4.014      ;
; -3.272 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.204      ; 4.014      ;
; -3.270 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.217      ; 4.025      ;
; -3.270 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.217      ; 4.025      ;
; -3.270 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.210      ; 4.018      ;
; -3.269 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.137      ; 3.944      ;
; -3.269 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.137      ; 3.944      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_direct'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.044     ; 3.090      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 0.669      ;
; 0.403 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.507 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[2] ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]              ; clk          ; clk         ; 0.000        ; 0.516      ; 1.209      ;
; 0.585 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[0] ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]              ; clk          ; clk         ; 0.000        ; 0.085      ; 0.856      ;
; 0.894 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[1] ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]              ; clk          ; clk         ; 0.000        ; 0.085      ; 1.165      ;
; 0.903 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.097      ; 1.186      ;
; 0.904 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.099      ; 1.189      ;
; 0.905 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.354      ; 1.001      ;
; 0.906 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.095      ; 1.187      ;
; 0.907 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.096      ; 1.189      ;
; 0.907 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 1.189      ;
; 0.925 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.096      ; 1.207      ;
; 0.926 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.097      ; 1.209      ;
; 0.930 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.357      ; 1.029      ;
; 0.930 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.096      ; 1.212      ;
; 0.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.348      ; 1.053      ;
; 0.967 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.348      ; 1.057      ;
; 0.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.353      ; 1.068      ;
; 0.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.351      ; 1.068      ;
; 0.978 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.078      ;
; 0.987 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.349      ; 1.078      ;
; 0.989 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.353      ; 1.084      ;
; 0.989 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.360      ; 1.091      ;
; 0.989 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.361      ; 1.092      ;
; 0.989 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.099      ; 1.274      ;
; 0.992 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.075      ;
; 0.996 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.367      ; 1.105      ;
; 1.006 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.346      ; 1.094      ;
; 1.007 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.351      ; 1.100      ;
; 1.007 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.093      ;
; 1.008 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.355      ; 1.105      ;
; 1.011 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.359      ; 1.112      ;
; 1.025 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.334      ; 1.101      ;
; 1.026 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.097      ; 1.309      ;
; 1.028 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.096      ; 1.310      ;
; 1.028 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 1.310      ;
; 1.030 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.096      ; 1.312      ;
; 1.033 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.097      ; 1.316      ;
; 1.053 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 1.335      ;
; 1.091 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.096      ; 1.373      ;
; 1.219 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.351      ; 1.312      ;
; 1.227 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[1]                  ; clk          ; clk         ; -0.500       ; -0.008     ; 0.925      ;
; 1.243 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.329      ;
; 1.244 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.330      ;
; 1.258 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.347      ; 1.347      ;
; 1.265 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.363      ;
; 1.267 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.362      ; 1.371      ;
; 1.268 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.349      ; 1.359      ;
; 1.269 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.359      ; 1.370      ;
; 1.269 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.359      ; 1.370      ;
; 1.271 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.370      ; 1.383      ;
; 1.272 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.357      ; 1.371      ;
; 1.279 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.353      ; 1.374      ;
; 1.286 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.351      ; 1.379      ;
; 1.289 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.361      ; 1.392      ;
; 1.293 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.344      ; 1.379      ;
; 1.293 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.377      ; 1.412      ;
; 1.295 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.360      ; 1.397      ;
; 1.305 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.331      ; 1.378      ;
; 1.306 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.365      ; 1.413      ;
; 1.309 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.339      ; 1.390      ;
; 1.310 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.338      ; 1.390      ;
; 1.311 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.394      ;
; 1.314 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.361      ; 1.417      ;
; 1.314 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.359      ; 1.415      ;
; 1.316 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.399      ;
; 1.318 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.348      ; 1.408      ;
; 1.322 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.346      ; 1.410      ;
; 1.323 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.361      ; 1.426      ;
; 1.324 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.358      ; 1.424      ;
; 1.324 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a93~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.346      ; 1.412      ;
; 1.326 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.363      ; 1.431      ;
; 1.326 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.364      ; 1.432      ;
; 1.330 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a44~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.366      ; 1.438      ;
; 1.330 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.360      ; 1.432      ;
; 1.331 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.337      ; 1.410      ;
; 1.337 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.361      ; 1.440      ;
; 1.337 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.361      ; 1.440      ;
; 1.338 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.331      ; 1.411      ;
; 1.341 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.370      ; 1.453      ;
; 1.342 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a79~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.332      ; 1.416      ;
; 1.343 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.441      ;
; 1.344 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.367      ; 1.453      ;
; 1.346 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.364      ; 1.452      ;
; 1.347 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a15~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.429      ;
; 1.348 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.336      ; 1.426      ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_direct'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[0]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[0]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[2]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[2]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[1]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[1]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.080      ; 0.696      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
; 2.757 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.034      ; 2.977      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 137.32 MHz ; 137.32 MHz      ; clk        ;                                                               ;
; 344.35 MHz ; 250.0 MHz       ; clk_direct ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clk        ; -3.141 ; -1342.178     ;
; clk_direct ; -1.904 ; -243.712      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clk        ; 0.340 ; 0.000         ;
; clk_direct ; 0.395 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; clk        ; -3.000 ; -1408.118                  ;
; clk_direct ; -3.000 ; -1366.998                  ;
+------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.141 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.211      ; 3.882      ;
; -3.141 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.206      ; 3.877      ;
; -3.141 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.206      ; 3.877      ;
; -3.134 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.182      ; 3.846      ;
; -3.134 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.182      ; 3.846      ;
; -3.132 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.187      ; 3.849      ;
; -3.116 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.174      ; 3.820      ;
; -3.116 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.169      ; 3.815      ;
; -3.116 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.169      ; 3.815      ;
; -3.101 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.169      ; 3.800      ;
; -3.101 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.169      ; 3.800      ;
; -3.099 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.174      ; 3.803      ;
; -3.065 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.199      ; 3.794      ;
; -3.065 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.194      ; 3.789      ;
; -3.065 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.194      ; 3.789      ;
; -3.050 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.182      ; 3.762      ;
; -3.050 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.182      ; 3.762      ;
; -3.048 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.187      ; 3.765      ;
; -3.034 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.154      ; 3.718      ;
; -3.034 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.149      ; 3.713      ;
; -3.034 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.149      ; 3.713      ;
; -3.017 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.169      ; 3.716      ;
; -3.017 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.169      ; 3.716      ;
; -3.015 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.174      ; 3.719      ;
; -2.997 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.185      ; 3.712      ;
; -2.997 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.185      ; 3.712      ;
; -2.995 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.190      ; 3.715      ;
; -2.992 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.233      ; 3.755      ;
; -2.992 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.228      ; 3.750      ;
; -2.992 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.228      ; 3.750      ;
; -2.991 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.230      ; 3.751      ;
; -2.991 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.225      ; 3.746      ;
; -2.991 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.225      ; 3.746      ;
; -2.978 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.228      ; 3.736      ;
; -2.978 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.223      ; 3.731      ;
; -2.978 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.223      ; 3.731      ;
; -2.971 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.216      ; 3.717      ;
; -2.971 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.211      ; 3.712      ;
; -2.971 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.211      ; 3.712      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.228      ; 3.727      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.223      ; 3.722      ;
; -2.969 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.223      ; 3.722      ;
; -2.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.203      ; 3.698      ;
; -2.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.198      ; 3.693      ;
; -2.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.199      ; 3.694      ;
; -2.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.199      ; 3.694      ;
; -2.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.198      ; 3.693      ;
; -2.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.204      ; 3.699      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.190      ; 3.683      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.190      ; 3.683      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.195      ; 3.688      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.206      ; 3.699      ;
; -2.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.206      ; 3.699      ;
; -2.962 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.163      ; 3.655      ;
; -2.962 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.163      ; 3.655      ;
; -2.961 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.211      ; 3.702      ;
; -2.960 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.168      ; 3.658      ;
; -2.960 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1] ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                                             ; clk          ; clk         ; 0.500        ; 0.368      ; 3.827      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.195      ; 3.675      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.210      ; 3.690      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.210      ; 3.690      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.195      ; 3.675      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.215      ; 3.695      ;
; -2.950 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.200      ; 3.680      ;
; -2.944 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.232      ; 3.706      ;
; -2.944 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.227      ; 3.701      ;
; -2.944 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.227      ; 3.701      ;
; -2.943 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.188      ; 3.661      ;
; -2.943 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.188      ; 3.661      ;
; -2.942 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.157      ; 3.629      ;
; -2.942 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.157      ; 3.629      ;
; -2.941 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.193      ; 3.664      ;
; -2.941 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.190      ; 3.661      ;
; -2.941 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.185      ; 3.656      ;
; -2.941 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.185      ; 3.656      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.162      ; 3.632      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.184      ; 3.654      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.179      ; 3.649      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.215      ; 3.685      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.179      ; 3.649      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.215      ; 3.685      ;
; -2.940 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.220      ; 3.690      ;
; -2.938 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.500        ; 0.210      ; 3.678      ;
; -2.938 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_we_reg         ; clk          ; clk         ; 0.500        ; 0.210      ; 3.678      ;
; -2.938 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.500        ; 0.215      ; 3.683      ;
; -2.932 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.182      ; 3.644      ;
; -2.932 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.182      ; 3.644      ;
; -2.930 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.187      ; 3.647      ;
; -2.925 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.232      ; 3.687      ;
; -2.925 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.227      ; 3.682      ;
; -2.925 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.227      ; 3.682      ;
; -2.914 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.154      ; 3.598      ;
; -2.914 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.149      ; 3.593      ;
; -2.914 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.149      ; 3.593      ;
; -2.910 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; 0.194      ; 3.634      ;
; -2.910 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; 0.194      ; 3.634      ;
; -2.908 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; 0.199      ; 3.637      ;
; -2.907 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; 0.211      ; 3.648      ;
; -2.907 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; 0.206      ; 3.643      ;
; -2.907 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; 0.206      ; 3.643      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_direct'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.039     ; 2.796      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                            ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.454 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[2] ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]              ; clk          ; clk         ; 0.000        ; 0.473      ; 1.098      ;
; 0.539 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[0] ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.787      ;
; 0.810 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[1] ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]              ; clk          ; clk         ; 0.000        ; 0.077      ; 1.058      ;
; 0.833 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.090      ;
; 0.834 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 1.092      ;
; 0.835 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.085      ; 1.091      ;
; 0.835 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.092      ;
; 0.837 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.085      ; 1.093      ;
; 0.852 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.085      ; 1.108      ;
; 0.852 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.109      ;
; 0.855 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.086      ; 1.112      ;
; 0.888 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.333      ; 0.942      ;
; 0.909 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.335      ; 0.965      ;
; 0.910 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.087      ; 1.168      ;
; 0.932 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.328      ; 0.981      ;
; 0.937 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.326      ; 0.984      ;
; 0.941 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.332      ; 0.994      ;
; 0.943 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.332      ; 0.996      ;
; 0.943 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.086      ; 1.200      ;
; 0.943 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.200      ;
; 0.944 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.001      ;
; 0.944 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.201      ;
; 0.947 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                            ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.085      ; 1.203      ;
; 0.950 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.207      ;
; 0.955 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.332      ; 1.008      ;
; 0.955 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.016      ;
; 0.956 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.017      ;
; 0.958 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.327      ; 1.006      ;
; 0.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.318      ; 1.003      ;
; 0.964 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.344      ; 1.029      ;
; 0.964 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.221      ;
; 0.968 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.332      ; 1.021      ;
; 0.972 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.333      ; 1.026      ;
; 0.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.324      ; 1.020      ;
; 0.977 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 1.021      ;
; 0.978 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.338      ; 1.037      ;
; 0.995 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.312      ; 1.028      ;
; 1.014 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                             ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                                              ; clk          ; clk         ; 0.000        ; 0.086      ; 1.271      ;
; 1.162 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[1]                  ; clk          ; clk         ; -0.500       ; 0.007      ; 0.860      ;
; 1.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.329      ; 1.228      ;
; 1.195 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.322      ; 1.238      ;
; 1.204 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 1.248      ;
; 1.211 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.325      ; 1.257      ;
; 1.213 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.328      ; 1.262      ;
; 1.214 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.333      ; 1.268      ;
; 1.215 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.339      ; 1.275      ;
; 1.216 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.348      ; 1.285      ;
; 1.217 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.278      ;
; 1.217 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.337      ; 1.275      ;
; 1.218 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.275      ;
; 1.227 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.330      ; 1.278      ;
; 1.233 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.295      ;
; 1.234 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 1.278      ;
; 1.236 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.315      ; 1.272      ;
; 1.238 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.329      ; 1.288      ;
; 1.241 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.339      ; 1.301      ;
; 1.243 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.356      ; 1.320      ;
; 1.250 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.339      ; 1.310      ;
; 1.253 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.342      ; 1.316      ;
; 1.254 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.318      ; 1.293      ;
; 1.257 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.321      ; 1.299      ;
; 1.257 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.318      ;
; 1.260 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.309      ; 1.290      ;
; 1.262 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.338      ; 1.321      ;
; 1.262 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~porta_address_reg0   ; clk          ; clk         ; -0.500       ; 0.317      ; 1.300      ;
; 1.264 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a14~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.321      ;
; 1.264 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a93~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.323      ; 1.308      ;
; 1.265 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.342      ; 1.328      ;
; 1.266 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.325      ; 1.312      ;
; 1.266 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.342      ; 1.329      ;
; 1.269 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.326      ; 1.316      ;
; 1.274 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a44~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.345      ; 1.340      ;
; 1.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.316      ; 1.313      ;
; 1.276 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.337      ;
; 1.277 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.346      ; 1.344      ;
; 1.277 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.336      ; 1.334      ;
; 1.278 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.350      ; 1.349      ;
; 1.280 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.342      ; 1.343      ;
; 1.280 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.339      ; 1.340      ;
; 1.283 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.310      ; 1.314      ;
; 1.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.340      ; 1.345      ;
; 1.284 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.341      ; 1.346      ;
; 1.286 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a79~porta_address_reg0  ; clk          ; clk         ; -0.500       ; 0.309      ; 1.316      ;
; 1.289 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                             ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_datain_reg0   ; clk          ; clk         ; -0.500       ; -0.027     ; 0.983      ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_direct'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[0]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[0]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[2]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[2]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[1]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[1]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.072      ; 0.639      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
; 2.498 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.029      ; 2.695      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clk        ; -1.975 ; -701.567      ;
; clk_direct ; -0.314 ; -40.192       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clk        ; 0.169 ; 0.000         ;
; clk_direct ; 0.188 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; clk        ; -3.000 ; -620.990                   ;
; clk_direct ; -3.000 ; -583.622                   ;
+------------+--------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.260     ; 2.224      ;
; -1.975 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.260     ; 2.224      ;
; -1.973 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.257     ; 2.225      ;
; -1.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.273     ; 2.201      ;
; -1.965 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.273     ; 2.201      ;
; -1.963 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.270     ; 2.202      ;
; -1.927 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.260     ; 2.176      ;
; -1.927 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.260     ; 2.176      ;
; -1.925 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.257     ; 2.177      ;
; -1.917 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.273     ; 2.153      ;
; -1.917 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.273     ; 2.153      ;
; -1.915 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.270     ; 2.154      ;
; -1.884 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.257     ; 2.136      ;
; -1.884 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.257     ; 2.136      ;
; -1.883 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.238     ; 2.154      ;
; -1.883 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.238     ; 2.154      ;
; -1.882 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.254     ; 2.137      ;
; -1.881 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.235     ; 2.155      ;
; -1.874 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.278     ; 2.105      ;
; -1.874 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.278     ; 2.105      ;
; -1.874 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.323     ; 2.060      ;
; -1.872 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.275     ; 2.106      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.238     ; 2.142      ;
; -1.871 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.238     ; 2.142      ;
; -1.869 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.235     ; 2.143      ;
; -1.868 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.252     ; 2.125      ;
; -1.868 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.252     ; 2.125      ;
; -1.868 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.328     ; 2.049      ;
; -1.866 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.249     ; 2.126      ;
; -1.863 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.260     ; 2.112      ;
; -1.863 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.260     ; 2.112      ;
; -1.862 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.284     ; 2.087      ;
; -1.862 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.284     ; 2.087      ;
; -1.861 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.257     ; 2.113      ;
; -1.860 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.281     ; 2.088      ;
; -1.859 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.232     ; 2.136      ;
; -1.853 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.273     ; 2.089      ;
; -1.853 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.273     ; 2.089      ;
; -1.851 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.270     ; 2.090      ;
; -1.849 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.274     ; 2.084      ;
; -1.849 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.274     ; 2.084      ;
; -1.847 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.271     ; 2.085      ;
; -1.844 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.312     ; 2.041      ;
; -1.844 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a111~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.312     ; 2.041      ;
; -1.842 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a111~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.309     ; 2.042      ;
; -1.838 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.248     ; 2.099      ;
; -1.838 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.248     ; 2.099      ;
; -1.837 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.274     ; 2.072      ;
; -1.837 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.274     ; 2.072      ;
; -1.836 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.245     ; 2.100      ;
; -1.835 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.271     ; 2.073      ;
; -1.831 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.247     ; 2.093      ;
; -1.831 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.247     ; 2.093      ;
; -1.829 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.244     ; 2.094      ;
; -1.829 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.246     ; 2.092      ;
; -1.829 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.246     ; 2.092      ;
; -1.827 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.243     ; 2.093      ;
; -1.826 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.241     ; 2.094      ;
; -1.826 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.241     ; 2.094      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.238     ; 2.095      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.232     ; 2.101      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.250     ; 2.083      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.250     ; 2.083      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.250     ; 2.083      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.232     ; 2.101      ;
; -1.824 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.250     ; 2.083      ;
; -1.822 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.229     ; 2.102      ;
; -1.822 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.247     ; 2.084      ;
; -1.822 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.529     ; 1.802      ;
; -1.822 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.247     ; 2.084      ;
; -1.819 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.295     ; 2.033      ;
; -1.819 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.295     ; 2.033      ;
; -1.817 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.292     ; 2.034      ;
; -1.817 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a62~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.259     ; 2.067      ;
; -1.817 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a62~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.259     ; 2.067      ;
; -1.815 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a62~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.256     ; 2.068      ;
; -1.812 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.250     ; 2.071      ;
; -1.812 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.250     ; 2.071      ;
; -1.810 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.247     ; 2.072      ;
; -1.808 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.263     ; 2.054      ;
; -1.808 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.263     ; 2.054      ;
; -1.806 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.260     ; 2.055      ;
; -1.806 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.278     ; 2.037      ;
; -1.806 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.278     ; 2.037      ;
; -1.805 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.297     ; 2.017      ;
; -1.805 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.297     ; 2.017      ;
; -1.804 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.284     ; 2.029      ;
; -1.804 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a63~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.284     ; 2.029      ;
; -1.804 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.275     ; 2.038      ;
; -1.803 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.264     ; 2.048      ;
; -1.803 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.264     ; 2.048      ;
; -1.803 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.294     ; 2.018      ;
; -1.802 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a63~porta_datain_reg0   ; clk          ; clk         ; 0.500        ; -0.281     ; 2.030      ;
; -1.802 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.290     ; 2.021      ;
; -1.802 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~porta_we_reg       ; clk          ; clk         ; 0.500        ; -0.290     ; 2.021      ;
; -1.801 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.261     ; 2.049      ;
; -1.800 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.500        ; -0.287     ; 2.022      ;
; -1.796 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 0.500        ; -0.263     ; 2.042      ;
; -1.796 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~porta_we_reg        ; clk          ; clk         ; 0.500        ; -0.263     ; 2.042      ;
; -1.794 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 0.500        ; -0.284     ; 2.019      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_direct'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 1.000        ; -0.021     ; 1.248      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.169 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.307      ;
; 0.171 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.052      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                                       ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                                       ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                       ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                                       ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                       ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                       ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                                        ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.209 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[2]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]             ; clk          ; clk         ; 0.000        ; 0.250      ; 0.543      ;
; 0.248 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[0]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]             ; clk          ; clk         ; 0.000        ; 0.048      ; 0.380      ;
; 0.395 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_a[1]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]             ; clk          ; clk         ; 0.000        ; 0.048      ; 0.527      ;
; 0.398 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.536      ;
; 0.400 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.538      ;
; 0.401 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                       ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.537      ;
; 0.402 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.052      ; 0.538      ;
; 0.403 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                       ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.539      ;
; 0.411 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                       ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.547      ;
; 0.411 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.053      ; 0.548      ;
; 0.414 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                                       ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.551      ;
; 0.444 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.582      ;
; 0.457 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.595      ;
; 0.458 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                                       ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.053      ; 0.595      ;
; 0.459 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.052      ; 0.595      ;
; 0.462 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                       ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                            ; clk          ; clk         ; 0.000        ; 0.052      ; 0.598      ;
; 0.462 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.053      ; 0.599      ;
; 0.469 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.607      ;
; 0.479 ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                                        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.617      ;
; 0.590 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.661      ; 0.855      ;
; 0.592 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.660      ; 0.856      ;
; 0.635 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.661      ; 0.900      ;
; 0.648 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.660      ; 0.912      ;
; 0.701 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.465      ; 0.770      ;
; 0.763 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.466      ; 0.833      ;
; 0.880 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.662      ; 1.146      ;
; 0.882 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.467      ; 0.953      ;
; 0.883 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[1]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.662      ; 1.149      ;
; 0.885 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[2]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.467      ; 0.956      ;
; 0.901 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.662      ; 1.167      ;
; 0.915 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_a[0]        ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.662      ; 1.181      ;
; 0.978 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                                             ; clk          ; clk         ; -0.500       ; 0.507      ; 1.089      ;
; 0.997 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100              ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4|Q                                                                             ; clk          ; clk         ; -0.500       ; 0.536      ; 1.137      ;
; 1.008 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a93               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.512      ; 1.124      ;
; 1.012 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                                        ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; -0.500       ; -0.165     ; 0.471      ;
; 1.027 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                                        ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.163     ; 0.488      ;
; 1.027 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5|Q                                                                             ; clk          ; clk         ; -0.500       ; 0.498      ; 1.129      ;
; 1.032 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9|Q                                                                             ; clk          ; clk         ; -0.500       ; 0.500      ; 1.136      ;
; 1.033 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120              ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8|Q                                                                             ; clk          ; clk         ; -0.500       ; 0.532      ; 1.169      ;
; 1.038 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                                        ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.171     ; 0.491      ;
; 1.043 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1|Q                                                                        ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.164     ; 0.503      ;
; 1.045 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                                        ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.172     ; 0.497      ;
; 1.045 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91               ; bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11|Q                                                                            ; clk          ; clk         ; -0.500       ; 0.523      ; 1.172      ;
; 1.046 ; bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                                       ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; -0.500       ; -0.167     ; 0.503      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~porta_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~porta_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~porta_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~porta_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~porta_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~porta_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~porta_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~porta_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~porta_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~porta_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116                   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~porta_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4                     ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~porta_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52                    ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_direct'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[0]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[0]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[2]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[2]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|address_reg_b[1]            ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|out_address_reg_b[1]         ; clk_direct   ; clk_direct  ; 0.000        ; 0.041      ; 0.314      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~portb_we_reg   ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~portb_we_reg ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107~PORTBDATAOUT0 ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
; 1.059 ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~portb_we_reg  ; two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76~PORTBDATAOUT0  ; clk_direct   ; clk_direct  ; 0.000        ; 0.020      ; 1.169      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.556    ; 0.169 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.556    ; 0.169 ; N/A      ; N/A     ; -3.000              ;
;  clk_direct      ; -2.212    ; 0.188 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1798.43  ; 0.0   ; 0.0      ; 0.0     ; -2820.172           ;
;  clk             ; -1515.294 ; 0.000 ; N/A      ; N/A     ; -1430.646           ;
;  clk_direct      ; -283.136  ; 0.000 ; N/A      ; N/A     ; -1389.526           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MDROut[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDROut[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mem_out_direct[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MAROut[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; memOut[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMDR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selMDR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bus[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; memWE                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[14]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[15]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[13]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_direct              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address_in_direct[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[10]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[11]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[12]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[13]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[14]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_direct[15]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ldMAR                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; MDROut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MDROut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; MAROut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MAROut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; memOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; memOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; memOut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; memOut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; MDROut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; MAROut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; memOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; memOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; memOut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; memOut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MDROut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; MDROut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MDROut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MDROut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MDROut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; mem_out_direct[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mem_out_direct[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mem_out_direct[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; MAROut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MAROut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; memOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; memOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; memOut[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; memOut[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk        ; clk        ; 131      ; 3331     ; 240      ; 32       ;
; clk_direct ; clk_direct ; 131      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk        ; clk        ; 131      ; 3331     ; 240      ; 32       ;
; clk_direct ; clk_direct ; 131      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 3315  ; 3315 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 384   ; 384  ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; clk        ; clk        ; Base ; Constrained ;
; clk_direct ; clk_direct ; Base ; Constrained ;
+------------+------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                    ;
+-----------------------+--------------------------------------------------------------------------------------+
; Input Port            ; Comment                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------+
; Bus[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMAR                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMDR                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memWE                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selMDR                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; MAROut[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                    ;
+-----------------------+--------------------------------------------------------------------------------------+
; Input Port            ; Comment                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------+
; Bus[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bus[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; address_in_direct[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_direct[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMAR                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ldMDR                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memWE                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selMDR                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; MAROut[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAROut[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MDROut[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memOut[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_out_direct[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 26 15:22:25 2019
Info: Command: quartus_sta Memory -c Memory
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_direct clk_direct
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.556           -1515.294 clk 
    Info (332119):    -2.212            -283.136 clk_direct 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 clk 
    Info (332119):     0.429               0.000 clk_direct 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1430.646 clk 
    Info (332119):    -3.000           -1389.526 clk_direct 
Info (332114): Report Metastability: Found 259 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.141           -1342.178 clk 
    Info (332119):    -1.904            -243.712 clk_direct 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 clk 
    Info (332119):     0.395               0.000 clk_direct 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1408.118 clk 
    Info (332119):    -3.000           -1366.998 clk_direct 
Info (332114): Report Metastability: Found 259 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.975            -701.567 clk 
    Info (332119):    -0.314             -40.192 clk_direct 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 clk 
    Info (332119):     0.188               0.000 clk_direct 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -620.990 clk 
    Info (332119):    -3.000            -583.622 clk_direct 
Info (332114): Report Metastability: Found 259 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Tue Feb 26 15:22:31 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


