<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2006 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410 clock register definitions</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARM_REGS_CLOCK</span>
<span class="cp">#define __ASM_ARM_REGS_CLOCK</span>

<span class="cp">#define S3C2410_CLKREG(x) ((x) + S3C24XX_VA_CLKPWR)</span>

<span class="cp">#define S3C2410_PLLVAL(_m,_p,_s) ((_m) &lt;&lt; 12 | ((_p) &lt;&lt; 4) | ((_s)))</span>

<span class="cp">#define S3C2410_LOCKTIME    S3C2410_CLKREG(0x00)</span>
<span class="cp">#define S3C2410_MPLLCON	    S3C2410_CLKREG(0x04)</span>
<span class="cp">#define S3C2410_UPLLCON	    S3C2410_CLKREG(0x08)</span>
<span class="cp">#define S3C2410_CLKCON	    S3C2410_CLKREG(0x0C)</span>
<span class="cp">#define S3C2410_CLKSLOW	    S3C2410_CLKREG(0x10)</span>
<span class="cp">#define S3C2410_CLKDIVN	    S3C2410_CLKREG(0x14)</span>

<span class="cp">#define S3C2410_CLKCON_IDLE	     (1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_CLKCON_POWER	     (1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_CLKCON_NAND	     (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_CLKCON_LCDC	     (1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_CLKCON_USBH	     (1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_CLKCON_USBD	     (1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_CLKCON_PWMT	     (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_CLKCON_SDI	     (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_CLKCON_UART0	     (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_CLKCON_UART1	     (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_CLKCON_UART2	     (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_CLKCON_GPIO	     (1&lt;&lt;13)</span>
<span class="cp">#define S3C2410_CLKCON_RTC	     (1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_CLKCON_ADC	     (1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_CLKCON_IIC	     (1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_CLKCON_IIS	     (1&lt;&lt;17)</span>
<span class="cp">#define S3C2410_CLKCON_SPI	     (1&lt;&lt;18)</span>

<span class="cm">/* DCLKCON register addresses in gpio.h */</span>

<span class="cp">#define S3C2410_DCLKCON_DCLK0EN	     (1&lt;&lt;0)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK0_PCLK   (0&lt;&lt;1)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK0_UCLK   (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK0_DIV(x) (((x) - 1 )&lt;&lt;4)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK0_CMP(x) (((x) - 1 )&lt;&lt;8)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK0_DIV_MASK ((0xf)&lt;&lt;4)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK0_CMP_MASK ((0xf)&lt;&lt;8)</span>

<span class="cp">#define S3C2410_DCLKCON_DCLK1EN	     (1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK1_PCLK   (0&lt;&lt;17)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK1_UCLK   (1&lt;&lt;17)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK1_DIV(x) (((x) - 1) &lt;&lt;20)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK1_CMP(x) (((x) - 1) &lt;&lt;24)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK1_DIV_MASK ((0xf) &lt;&lt;20)</span>
<span class="cp">#define S3C2410_DCLKCON_DCLK1_CMP_MASK ((0xf) &lt;&lt;24)</span>

<span class="cp">#define S3C2410_CLKDIVN_PDIVN	     (1&lt;&lt;0)</span>
<span class="cp">#define S3C2410_CLKDIVN_HDIVN	     (1&lt;&lt;1)</span>

<span class="cp">#define S3C2410_CLKSLOW_UCLK_OFF	(1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_CLKSLOW_MPLL_OFF	(1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_CLKSLOW_SLOW		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_CLKSLOW_SLOWVAL(x)	(x)</span>
<span class="cp">#define S3C2410_CLKSLOW_GET_SLOWVAL(x)	((x) &amp; 7)</span>

<span class="cp">#if defined(CONFIG_CPU_S3C2440) || defined(CONFIG_CPU_S3C2442)</span>

<span class="cm">/* extra registers */</span>
<span class="cp">#define S3C2440_CAMDIVN	    S3C2410_CLKREG(0x18)</span>

<span class="cp">#define S3C2440_CLKCON_CAMERA        (1&lt;&lt;19)</span>
<span class="cp">#define S3C2440_CLKCON_AC97          (1&lt;&lt;20)</span>

<span class="cp">#define S3C2440_CLKDIVN_PDIVN	     (1&lt;&lt;0)</span>
<span class="cp">#define S3C2440_CLKDIVN_HDIVN_MASK   (3&lt;&lt;1)</span>
<span class="cp">#define S3C2440_CLKDIVN_HDIVN_1      (0&lt;&lt;1)</span>
<span class="cp">#define S3C2440_CLKDIVN_HDIVN_2      (1&lt;&lt;1)</span>
<span class="cp">#define S3C2440_CLKDIVN_HDIVN_4_8    (2&lt;&lt;1)</span>
<span class="cp">#define S3C2440_CLKDIVN_HDIVN_3_6    (3&lt;&lt;1)</span>
<span class="cp">#define S3C2440_CLKDIVN_UCLK         (1&lt;&lt;3)</span>

<span class="cp">#define S3C2440_CAMDIVN_CAMCLK_MASK  (0xf&lt;&lt;0)</span>
<span class="cp">#define S3C2440_CAMDIVN_CAMCLK_SEL   (1&lt;&lt;4)</span>
<span class="cp">#define S3C2440_CAMDIVN_HCLK3_HALF   (1&lt;&lt;8)</span>
<span class="cp">#define S3C2440_CAMDIVN_HCLK4_HALF   (1&lt;&lt;9)</span>
<span class="cp">#define S3C2440_CAMDIVN_DVSEN        (1&lt;&lt;12)</span>

<span class="cp">#define S3C2442_CAMDIVN_CAMCLK_DIV3  (1&lt;&lt;5)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_S3C2440 or CONFIG_CPU_S3C2442 */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_CPU_S3C2412) || defined(CONFIG_CPU_S3C2413)</span>

<span class="cp">#define S3C2412_OSCSET		S3C2410_CLKREG(0x18)</span>
<span class="cp">#define S3C2412_CLKSRC		S3C2410_CLKREG(0x1C)</span>

<span class="cp">#define S3C2412_PLLCON_OFF		(1&lt;&lt;20)</span>

<span class="cp">#define S3C2412_CLKDIVN_PDIVN		(1&lt;&lt;2)</span>
<span class="cp">#define S3C2412_CLKDIVN_HDIVN_MASK	(3&lt;&lt;0)</span>
<span class="cp">#define S3C2412_CLKDIVN_ARMDIVN		(1&lt;&lt;3)</span>
<span class="cp">#define S3C2412_CLKDIVN_DVSEN		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2412_CLKDIVN_HALFHCLK	(1&lt;&lt;5)</span>
<span class="cp">#define S3C2412_CLKDIVN_USB48DIV	(1&lt;&lt;6)</span>
<span class="cp">#define S3C2412_CLKDIVN_UARTDIV_MASK	(15&lt;&lt;8)</span>
<span class="cp">#define S3C2412_CLKDIVN_UARTDIV_SHIFT	(8)</span>
<span class="cp">#define S3C2412_CLKDIVN_I2SDIV_MASK	(15&lt;&lt;12)</span>
<span class="cp">#define S3C2412_CLKDIVN_I2SDIV_SHIFT	(12)</span>
<span class="cp">#define S3C2412_CLKDIVN_CAMDIV_MASK	(15&lt;&lt;16)</span>
<span class="cp">#define S3C2412_CLKDIVN_CAMDIV_SHIFT	(16)</span>

<span class="cp">#define S3C2412_CLKCON_WDT		(1&lt;&lt;28)</span>
<span class="cp">#define S3C2412_CLKCON_SPI		(1&lt;&lt;27)</span>
<span class="cp">#define S3C2412_CLKCON_IIS		(1&lt;&lt;26)</span>
<span class="cp">#define S3C2412_CLKCON_IIC		(1&lt;&lt;25)</span>
<span class="cp">#define S3C2412_CLKCON_ADC		(1&lt;&lt;24)</span>
<span class="cp">#define S3C2412_CLKCON_RTC		(1&lt;&lt;23)</span>
<span class="cp">#define S3C2412_CLKCON_GPIO		(1&lt;&lt;22)</span>
<span class="cp">#define S3C2412_CLKCON_UART2		(1&lt;&lt;21)</span>
<span class="cp">#define S3C2412_CLKCON_UART1		(1&lt;&lt;20)</span>
<span class="cp">#define S3C2412_CLKCON_UART0		(1&lt;&lt;19)</span>
<span class="cp">#define S3C2412_CLKCON_SDI		(1&lt;&lt;18)</span>
<span class="cp">#define S3C2412_CLKCON_PWMT		(1&lt;&lt;17)</span>
<span class="cp">#define S3C2412_CLKCON_USBD		(1&lt;&lt;16)</span>
<span class="cp">#define S3C2412_CLKCON_CAMCLK		(1&lt;&lt;15)</span>
<span class="cp">#define S3C2412_CLKCON_UARTCLK		(1&lt;&lt;14)</span>
<span class="cm">/* missing 13 */</span>
<span class="cp">#define S3C2412_CLKCON_USB_HOST48	(1&lt;&lt;12)</span>
<span class="cp">#define S3C2412_CLKCON_USB_DEV48	(1&lt;&lt;11)</span>
<span class="cp">#define S3C2412_CLKCON_HCLKdiv2		(1&lt;&lt;10)</span>
<span class="cp">#define S3C2412_CLKCON_HCLKx2		(1&lt;&lt;9)</span>
<span class="cp">#define S3C2412_CLKCON_SDRAM		(1&lt;&lt;8)</span>
<span class="cm">/* missing 7 */</span>
<span class="cp">#define S3C2412_CLKCON_USBH		S3C2410_CLKCON_USBH</span>
<span class="cp">#define S3C2412_CLKCON_LCDC		S3C2410_CLKCON_LCDC</span>
<span class="cp">#define S3C2412_CLKCON_NAND		S3C2410_CLKCON_NAND</span>
<span class="cp">#define S3C2412_CLKCON_DMA3		(1&lt;&lt;3)</span>
<span class="cp">#define S3C2412_CLKCON_DMA2		(1&lt;&lt;2)</span>
<span class="cp">#define S3C2412_CLKCON_DMA1		(1&lt;&lt;1)</span>
<span class="cp">#define S3C2412_CLKCON_DMA0		(1&lt;&lt;0)</span>

<span class="cm">/* clock sourec controls */</span>

<span class="cp">#define S3C2412_CLKSRC_EXTCLKDIV_MASK		(7 &lt;&lt; 0)</span>
<span class="cp">#define S3C2412_CLKSRC_EXTCLKDIV_SHIFT		(0)</span>
<span class="cp">#define S3C2412_CLKSRC_MDIVCLK_EXTCLKDIV	(1&lt;&lt;3)</span>
<span class="cp">#define S3C2412_CLKSRC_MSYSCLK_MPLL		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2412_CLKSRC_USYSCLK_UPLL		(1&lt;&lt;5)</span>
<span class="cp">#define S3C2412_CLKSRC_UARTCLK_MPLL		(1&lt;&lt;8)</span>
<span class="cp">#define S3C2412_CLKSRC_I2SCLK_MPLL		(1&lt;&lt;9)</span>
<span class="cp">#define S3C2412_CLKSRC_USBCLK_HCLK		(1&lt;&lt;10)</span>
<span class="cp">#define S3C2412_CLKSRC_CAMCLK_HCLK		(1&lt;&lt;11)</span>
<span class="cp">#define S3C2412_CLKSRC_UREFCLK_EXTCLK	(1&lt;&lt;12)</span>
<span class="cp">#define S3C2412_CLKSRC_EREFCLK_EXTCLK	(1&lt;&lt;14)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_S3C2412 | CONFIG_CPU_S3C2413 */</span><span class="cp"></span>

<span class="cp">#define S3C2416_CLKDIV2		S3C2410_CLKREG(0x28)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARM_REGS_CLOCK */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
