{
  "nodes":
  [
    {
      "name":"device"
      , "id":1142
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":1144
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1145
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1146
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":1147
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":1143
      , "parent":"1142"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":1148
      , "parent":"1142"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":1149
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":1152
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":1150
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"5"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":1151
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":1161
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":1162
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":1163
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":1164
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":1153
      , "parent":"1142"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":1154
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MinimizerKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_lsu.hpp"
                , "line":56
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1155
          , "kwidth":"8"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"2 cycles"
              , "Width":"8 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MinimizerKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_lsu.hpp"
                , "line":56
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1156
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"32"
              , "Latency":"838 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp"
                , "line":738
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1157
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"31"
              , "Latency":"838 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp"
                , "line":902
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":1158
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"31"
              , "Latency":"838 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.1.0/linux/lib/oclfpga/include/sycl/ext/intel/ac_types/ac_int.hpp"
                , "line":902
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":1159
      , "parent":"1142"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":1160
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"878"
              , "Latency":"2 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"IbfKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/bzbbaumt/Projects/min-ibf-fpga-oneapi/include/min_ibf_fpga/backend_sycl/kernel_ibf.cpp"
                , "line":90
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":1165
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":1167
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":1166
      , "parent":"1165"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":1168
      , "parent":"1165"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":1169
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":1144
      , "to":1143
    }
    , {
      "from":1143
      , "to":1144
    }
    , {
      "from":1145
      , "to":1143
    }
    , {
      "from":1143
      , "to":1145
    }
    , {
      "from":1146
      , "to":1143
    }
    , {
      "from":1143
      , "to":1146
    }
    , {
      "from":1147
      , "to":1143
    }
    , {
      "from":1143
      , "to":1147
    }
    , {
      "from":1150
      , "to":1149
    }
    , {
      "from":1152
      , "to":1149
    }
    , {
      "from":1149
      , "to":1143
    }
    , {
      "from":1154
      , "to":1150
    }
    , {
      "from":1155
      , "to":1150
    }
    , {
      "from":1156
      , "to":1150
    }
    , {
      "from":1157
      , "to":1150
    }
    , {
      "from":1158
      , "to":1150
    }
    , {
      "from":1160
      , "to":1152
    }
    , {
      "from":1143
      , "to":1161
    }
    , {
      "from":1143
      , "to":1162
    }
    , {
      "from":1143
      , "to":1163
    }
    , {
      "from":1143
      , "to":1164
    }
    , {
      "from":1161
      , "to":1154
      , "reverse":1
    }
    , {
      "from":1162
      , "to":1155
      , "reverse":1
    }
    , {
      "from":1163
      , "to":1156
      , "reverse":1
    }
    , {
      "from":1164
      , "to":1157
      , "reverse":1
    }
    , {
      "from":1161
      , "to":1158
      , "reverse":1
    }
    , {
      "from":1167
      , "to":1166
    }
    , {
      "from":1166
      , "to":1167
    }
    , {
      "from":1169
      , "to":1166
    }
  ]
}
