# TEST FOR UART TO HOST PC
###### Device: DE10LITE: MAX10M50DAF484C7G
A test of a hardware data aquisition  from a host PC to a NIOS 2 FPGA

## Pinout of the fpga

|  UART | FPGA PIN  |
| ------------ | ------------ |
| RX  |   GPIO(JP1) 13 = PIN_W15 |
| TX  |   GPIO(JP1) 17 = PIN_W12 |
| 5V  |  GPIO(JP1) 11 |
|GND| GPIO(JP1) 12|

###### Device: DE10NANO: 5CSEBA6U23I7

## Pinout of the fpga

|  UART | FPGA PIN  |
| ------------ | ------------ |
| RX  |   GPIO(JP1) 14 = PIN_AH26 |
| TX  |   GPIO(JP1) 16 = PIN_AF25 |
| 5V  |  GPIO(JP1) 11 |
|GND| GPIO(JP1) 12|
