$date
	Sun Feb  9 14:10:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module load_store_test $end
$scope module TB $end
$scope module top_inst $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 4 # write_transfer [3:0] $end
$var wire 1 $ we_mem_data $end
$var wire 32 % val_mem_prog [31:0] $end
$var wire 32 & val_mem_data_write [31:0] $end
$var wire 32 ' val_mem_data_read [31:0] $end
$var wire 10 ( addr_mem_prog [9:0] $end
$var wire 10 ) addr_mem_data [9:0] $end
$scope module core_inst $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 4 * write_transfer_mem_data_o [3:0] $end
$var wire 1 + we_reg_file $end
$var wire 1 $ we_mem_data_o $end
$var wire 32 , val_mem_prog_i [31:0] $end
$var wire 32 - val_mem_data_write_o [31:0] $end
$var wire 32 . val_mem_data_read_i [31:0] $end
$var wire 32 / rs2_reg_file [31:0] $end
$var wire 32 0 rs1_reg_file [31:0] $end
$var wire 5 1 r_num_write_reg_file [4:0] $end
$var wire 5 2 r2_num_read_reg_file [4:0] $end
$var wire 5 3 r1_num_read_reg_file [4:0] $end
$var wire 32 4 pc [31:0] $end
$var wire 32 5 new_pc [31:0] $end
$var wire 1 6 is_conditional_t $end
$var wire 1 7 is_branch_t $end
$var wire 32 8 imm_val_t [31:0] $end
$var wire 2 9 data_target_t [1:0] $end
$var wire 2 : data_origin_t [1:0] $end
$var wire 32 ; data_in_reg_file [31:0] $end
$var wire 32 < csr_val_w [31:0] $end
$var wire 32 = csr_val_r [31:0] $end
$var wire 3 > csr_op_t [2:0] $end
$var wire 12 ? csr_addr_t [11:0] $end
$var wire 10 @ addr_mem_prog_o [9:0] $end
$var wire 10 A addr_mem_data_o [9:0] $end
$var wire 3 B LIS_op_t [2:0] $end
$var wire 2 C BR_op_t [1:0] $end
$var wire 4 D ALU_op_t [3:0] $end
$scope module controlUnit_inst $end
$var wire 32 E instruction [31:0] $end
$var reg 4 F ALU_op [3:0] $end
$var reg 2 G BR_op_o [1:0] $end
$var reg 3 H LIS_op [2:0] $end
$var reg 12 I csr_addr_o [11:0] $end
$var reg 32 J csr_data_o [31:0] $end
$var reg 3 K csr_op_o [2:0] $end
$var reg 2 L data_origin_o [1:0] $end
$var reg 2 M data_target_o [1:0] $end
$var reg 3 N funct3 [2:0] $end
$var reg 7 O funct7 [6:0] $end
$var reg 12 P imm12 [11:0] $end
$var reg 12 Q imm12b [11:0] $end
$var reg 12 R imm12s [11:0] $end
$var reg 20 S imm20 [19:0] $end
$var reg 20 T imm20j [19:0] $end
$var reg 32 U imm_val_o [31:0] $end
$var reg 1 7 is_branch_o $end
$var reg 1 6 is_conditional_o $end
$var reg 1 V is_load_store $end
$var reg 1 $ mem_w $end
$var reg 7 W opcode [6:0] $end
$var reg 5 X r1_addr [4:0] $end
$var reg 5 Y r2_addr [4:0] $end
$var reg 5 Z rd [4:0] $end
$var reg 5 [ reg_addr [4:0] $end
$var reg 1 + reg_w $end
$var reg 5 \ rs1 [4:0] $end
$var reg 5 ] rs2 [4:0] $end
$var reg 4 ^ write_transfer_o [3:0] $end
$upscope $end
$scope module crs_unit_inst $end
$var wire 1 ! clk $end
$var wire 12 _ csr_addr_i [11:0] $end
$var wire 3 ` csr_op_i [2:0] $end
$var wire 32 a csr_val_i [31:0] $end
$var wire 1 " rst_n $end
$var wire 64 b timer_val_i [63:0] $end
$var reg 32 c csr_val_o [31:0] $end
$var reg 64 d timer_val_o [63:0] $end
$var reg 1 e timer_we_o $end
$scope module timer_inst $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 64 f val_i [63:0] $end
$var wire 1 e we_i $end
$var reg 64 g val_o [63:0] $end
$upscope $end
$upscope $end
$scope module exec_unit_inst $end
$var wire 4 h ALU_op [3:0] $end
$var wire 2 i BR_op [1:0] $end
$var wire 3 j LIS_op [2:0] $end
$var wire 32 k csr_val_i [31:0] $end
$var wire 2 l data_origin_i [1:0] $end
$var wire 2 m data_target_i [1:0] $end
$var wire 32 n imm_val_i [31:0] $end
$var wire 1 7 is_branch_i $end
$var wire 1 6 is_conditional_i $end
$var wire 1 o zero_alu_result $end
$var wire 32 p val_mem_data_write_o [31:0] $end
$var wire 32 q val_mem_data_read_i [31:0] $end
$var wire 32 r rs2_i [31:0] $end
$var wire 32 s rs1_i [31:0] $end
$var wire 32 t pc_i [31:0] $end
$var wire 32 u pc_4 [31:0] $end
$var wire 32 v new_pc_offset_o [31:0] $end
$var wire 32 w mem_o [31:0] $end
$var wire 32 x alu_o [31:0] $end
$var wire 10 y addr_mem_data_o [9:0] $end
$var reg 32 z d_o [31:0] $end
$var reg 32 { s1_ALU [31:0] $end
$var reg 32 | s2_ALU [31:0] $end
$scope module ALU $end
$var wire 4 } ALU_op [3:0] $end
$var wire 32 ~ s1 [31:0] $end
$var wire 32 !" s2 [31:0] $end
$var wire 1 o zero_o $end
$var wire 5 "" shift [4:0] $end
$var reg 32 #" d [31:0] $end
$upscope $end
$scope module BR $end
$var wire 1 o ALU_zero_i $end
$var wire 2 $" BR_op_i [1:0] $end
$var wire 32 %" alu_d [31:0] $end
$var wire 32 &" imm_i [31:0] $end
$var wire 1 7 is_branch_i $end
$var wire 1 6 is_conditional_i $end
$var wire 32 '" pc_i [31:0] $end
$var reg 32 (" new_pc_o [31:0] $end
$var reg 32 )" offset [31:0] $end
$var reg 32 *" pc_4_o [31:0] $end
$upscope $end
$scope module LIS $end
$var wire 3 +" LIS_op [2:0] $end
$var wire 32 ," addr_mem_i [31:0] $end
$var wire 32 -" val_mem_write_i [31:0] $end
$var wire 32 ." val_mem_read_i [31:0] $end
$var wire 10 /" addr_mem_o [9:0] $end
$var reg 32 0" val_mem_read_o [31:0] $end
$var reg 32 1" val_mem_write_o [31:0] $end
$upscope $end
$upscope $end
$scope module program_counter_inst $end
$var wire 1 ! clk $end
$var wire 32 2" new_pc_i [31:0] $end
$var wire 1 " rst_n $end
$var reg 32 3" pc [31:0] $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 ! clk $end
$var wire 32 4" data_in [31:0] $end
$var wire 5 5" r1_num_read [4:0] $end
$var wire 5 6" r2_num_read [4:0] $end
$var wire 5 7" r_num_write [4:0] $end
$var wire 1 " rst_n $end
$var wire 1 + we $end
$var wire 32 8" rs2 [31:0] $end
$var wire 32 9" rs1 [31:0] $end
$scope begin REG $end
$var integer 32 :" j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module mem_data_inst $end
$var wire 10 ;" addr [9:0] $end
$var wire 1 ! clk $end
$var wire 32 <" data_in [31:0] $end
$var wire 1 " rst_n $end
$var wire 1 $ we $end
$var wire 4 =" write_transfer_i [3:0] $end
$var wire 32 >" data_out [31:0] $end
$scope begin MEM_WRITE $end
$var integer 32 ?" j [31:0] $end
$upscope $end
$upscope $end
$scope module mem_prog_inst $end
$var wire 10 @" addr [9:0] $end
$var wire 1 ! clk $end
$var wire 32 A" data_out [31:0] $end
$var wire 1 " rst_n $end
$scope begin MEM_READ $end
$var integer 32 B" j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 B"
b0 A"
b0 @"
b100000000 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b100000 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b100 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b100 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b100 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
1o
b0 n
b0 m
b0 l
bx k
b0 j
b0 i
b0 h
b0 g
b0 f
0e
b0 d
bx c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
0V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
bx =
b0 <
b0 ;
b0 :
b0 9
b0 8
07
06
b100 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
0"
0!
$end
#50000
b10000000000 B"
b100000000 ?"
b100000 :"
1!
#100000
0o
b100 )
b100 A
b100 y
b100 /"
b100 ;"
b100 x
b100 #"
b100 %"
b100 ,"
b100 ""
b0 )"
b1111 ;
b1111 z
b1111 4"
b100 |
b100 !"
b1111 w
b1111 0"
b1 9
b1 M
b1 m
b100 8
b100 U
b100 n
b100 &"
b1 :
b1 L
b1 l
b11 1
b11 [
b11 7"
1+
1V
b100 ]
b11 R
b10000000001 Q
b10 T
b11 Z
b100 P
b10000000000 S
b11 W
b11110000010010100001110000001111 '
b11110000010010100001110000001111 .
b11110000010010100001110000001111 q
b11110000010010100001110000001111 ."
b11110000010010100001110000001111 >"
0!
1"
b10000000000000110000011 %
b10000000000000110000011 ,
b10000000000000110000011 E
b10000000000000110000011 A"
#150000
b1110000001111 w
b1110000001111 0"
b1 B
b1 H
b1 j
b1 +"
b100 R
b10 Q
b100000000010 T
b100 Z
b10000000001 S
b1 N
b100 1
b100 [
b100 7"
b100 8
b100 U
b100 n
b100 &"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b10000000001001000000011 %
b10000000001001000000011 ,
b10000000001001000000011 E
b10000000001001000000011 A"
b1110000001111 ;
b1110000001111 z
b1110000001111 4"
b100 |
b100 !"
b100 (
b100 @
b100 @"
b1000 5
b1000 v
b1000 ("
b1000 2"
b100 4
b100 t
b100 '"
b100 3"
b1 b
b1 g
1!
#200000
0!
#250000
b11110000010010100001110000001111 w
b11110000010010100001110000001111 0"
b101 R
b10000000010 Q
b1000000000010 T
b101 Z
b10000000010 S
b10 N
b101 1
b101 [
b101 7"
b100 8
b100 U
b100 n
b100 &"
b10 B
b10 H
b10 j
b10 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b10000000010001010000011 %
b10000000010001010000011 ,
b10000000010001010000011 E
b10000000010001010000011 A"
b11110000010010100001110000001111 ;
b11110000010010100001110000001111 z
b11110000010010100001110000001111 4"
b100 |
b100 !"
b1000 (
b1000 @
b1000 @"
b1100 5
b1100 v
b1100 ("
b1100 2"
b10 b
b10 g
b1000 4
b1000 t
b1000 '"
b1000 3"
1!
#300000
0!
#350000
b1110000001111 w
b1110000001111 0"
b110 R
b11 Q
b10100000000010 T
b110 Z
b10000000101 S
b101 N
b110 1
b110 [
b110 7"
b100 8
b100 U
b100 n
b100 &"
b100 B
b100 H
b100 j
b100 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b10000000101001100000011 %
b10000000101001100000011 ,
b10000000101001100000011 E
b10000000101001100000011 A"
b1110000001111 ;
b1110000001111 z
b1110000001111 4"
b100 |
b100 !"
b1100 (
b1100 @
b1100 @"
b10000 5
b10000 v
b10000 ("
b10000 2"
b1100 4
b1100 t
b1100 '"
b1100 3"
b11 b
b11 g
1!
#400000
0!
#450000
b1111 w
b1111 0"
b111 R
b10000000011 Q
b10000000000010 T
b111 Z
b10000000100 S
b100 N
b111 1
b111 [
b111 7"
b100 8
b100 U
b100 n
b100 &"
b11 B
b11 H
b11 j
b11 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b10000000100001110000011 %
b10000000100001110000011 ,
b10000000100001110000011 E
b10000000100001110000011 A"
b1111 ;
b1111 z
b1111 4"
b100 |
b100 !"
b10000 (
b10000 @
b10000 @"
b10100 5
b10100 v
b10100 ("
b10100 2"
b100 b
b100 g
b10000 4
b10000 t
b10000 '"
b10000 3"
1!
#500000
0!
#550000
b10000000100000001000000010000 '
b10000000100000001000000010000 .
b10000000100000001000000010000 q
b10000000100000001000000010000 ."
b10000000100000001000000010000 >"
1o
b0 )
b0 A
b0 y
b0 /"
b0 ;"
b0 x
b0 #"
b0 %"
b0 ,"
b0 ""
b10000 w
b10000 0"
b0 ]
b0 R
b0 Q
b0 T
b0 Z
b0 P
b0 S
b0 N
b0 W
b0 1
b0 [
b0 7"
b0 8
b0 U
b0 n
b0 &"
b0 B
b0 H
b0 j
b0 +"
b0 9
b0 M
b0 m
b0 :
b0 L
b0 l
0+
0V
b0 %
b0 ,
b0 E
b0 A"
b0 ;
b0 z
b0 4"
b0 |
b0 !"
b10100 (
b10100 @
b10100 @"
b11000 5
b11000 v
b11000 ("
b11000 2"
b10100 4
b10100 t
b10100 '"
b10100 3"
b101 b
b101 g
1!
#600000
0!
#650000
b11000 (
b11000 @
b11000 @"
b11100 5
b11100 v
b11100 ("
b11100 2"
b110 b
b110 g
b11000 4
b11000 t
b11000 '"
b11000 3"
1!
#700000
b0 w
b0 0"
b0 '
b0 .
b0 q
b0 ."
b0 >"
b0 (
b0 @
b0 @"
b100 5
b100 v
b100 ("
b100 2"
b0 4
b0 t
b0 '"
b0 3"
b0 b
b0 g
b10000000000 B"
b100000000 ?"
b100000 :"
0!
0"
#750000
b10000000000 B"
b100000000 ?"
b100000 :"
1!
#800000
b10000000100000001000000010000 ;
b10000000100000001000000010000 z
b10000000100000001000000010000 4"
b10000000100000001000000010000 w
b10000000100000001000000010000 0"
b1 9
b1 M
b1 m
b10 B
b10 H
b10 j
b10 +"
b1 :
b1 L
b1 l
b1 1
b1 [
b1 7"
1+
1V
b1 R
b10000000000 Q
b1000000000000 T
b1 Z
b10 S
b10 N
b11 W
b10000000100000001000000010000 '
b10000000100000001000000010000 .
b10000000100000001000000010000 q
b10000000100000001000000010000 ."
b10000000100000001000000010000 >"
0!
1"
b10000010000011 %
b10000010000011 ,
b10000010000011 E
b10000010000011 A"
#850000
b11110000010010100001110000001111 '
b11110000010010100001110000001111 .
b11110000010010100001110000001111 q
b11110000010010100001110000001111 ."
b11110000010010100001110000001111 >"
0o
b100 )
b100 A
b100 y
b100 /"
b100 ;"
b100 x
b100 #"
b100 %"
b100 ,"
b100 ""
b0 )"
b11110000010010100001110000001111 w
b11110000010010100001110000001111 0"
b100 |
b100 !"
b100 8
b100 U
b100 n
b100 &"
b100 ]
b10 R
b1 Q
b1000000000010 T
b10 Z
b100 P
b10000000010 S
b10 1
b10 [
b10 7"
b10 B
b10 H
b10 j
b10 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b10000000010000100000011 %
b10000000010000100000011 ,
b10000000010000100000011 E
b10000000010000100000011 A"
b11110000010010100001110000001111 ;
b11110000010010100001110000001111 z
b11110000010010100001110000001111 4"
b100 (
b100 @
b100 @"
b1000 5
b1000 v
b1000 ("
b1000 2"
b100 4
b100 t
b100 '"
b100 3"
b1 b
b1 g
1!
#900000
0!
#950000
b10001000100010001000100010001 '
b10001000100010001000100010001 .
b10001000100010001000100010001 q
b10001000100010001000100010001 ."
b10001000100010001000100010001 >"
b1000 )
b1000 A
b1000 y
b1000 /"
b1000 ;"
b1000 x
b1000 #"
b1000 %"
b1000 ,"
b1000 ""
b10001000100010001000100010001 w
b10001000100010001000100010001 0"
b1000 ]
b11 R
b10000000001 Q
b1000000000100 T
b11 Z
b1000 P
b100000000010 S
b11 1
b11 [
b11 7"
b1000 8
b1000 U
b1000 n
b1000 &"
b10 B
b10 H
b10 j
b10 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b100000000010000110000011 %
b100000000010000110000011 ,
b100000000010000110000011 E
b100000000010000110000011 A"
b10001000100010001000100010001 ;
b10001000100010001000100010001 z
b10001000100010001000100010001 4"
b1000 |
b1000 !"
b1000 (
b1000 @
b1000 @"
b1100 5
b1100 v
b1100 ("
b1100 2"
b10 b
b10 g
b1000 4
b1000 t
b1000 '"
b1000 3"
1!
#1000000
0!
#1050000
b11111111111111111111111111111111 '
b11111111111111111111111111111111 .
b11111111111111111111111111111111 q
b11111111111111111111111111111111 ."
b11111111111111111111111111111111 >"
b1100 )
b1100 A
b1100 y
b1100 /"
b1100 ;"
b1100 x
b1100 #"
b1100 %"
b1100 ,"
b1100 ""
b11111111111111111111111111111111 w
b11111111111111111111111111111111 0"
b1100 ]
b100 R
b10 Q
b1000000000110 T
b100 Z
b1100 P
b110000000010 S
b100 1
b100 [
b100 7"
b1100 8
b1100 U
b1100 n
b1100 &"
b10 B
b10 H
b10 j
b10 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b110000000010001000000011 %
b110000000010001000000011 ,
b110000000010001000000011 E
b110000000010001000000011 A"
b11111111111111111111111111111111 ;
b11111111111111111111111111111111 z
b11111111111111111111111111111111 4"
b1100 |
b1100 !"
b1100 (
b1100 @
b1100 @"
b10000 5
b10000 v
b10000 ("
b10000 2"
b1100 4
b1100 t
b1100 '"
b1100 3"
b11 b
b11 g
1!
#1100000
0!
#1150000
b10000 )
b10000 A
b10000 y
b10000 /"
b10000 ;"
b0 '
b0 .
b0 q
b0 ."
b0 >"
b10000000100000001000000010000 &
b10000000100000001000000010000 -
b10000000100000001000000010000 p
b10000000100000001000000010000 1"
b10000000100000001000000010000 <"
b10000 x
b10000 #"
b10000 %"
b10000 ,"
b10000 ""
b10000000100000001000000010000 /
b10000000100000001000000010000 r
b10000000100000001000000010000 -"
b10000000100000001000000010000 8"
b0 w
b0 0"
b1111 #
b1111 *
b1111 ^
b1111 ="
1$
b1 2
b1 Y
b1 6"
b1 ]
b10000 R
b1000 Q
b1010000000000 T
b10000 Z
b1 P
b100000010 S
b100011 W
b0 1
b0 [
b0 7"
b10000 8
b10000 U
b10000 n
b10000 &"
b111 B
b111 H
b111 j
b111 +"
b0 9
b0 M
b0 m
b1 :
b1 L
b1 l
0+
1V
b100000010100000100011 %
b100000010100000100011 ,
b100000010100000100011 E
b100000010100000100011 A"
b10000 ;
b10000 z
b10000 4"
b10000 |
b10000 !"
b10000 (
b10000 @
b10000 @"
b10100 5
b10100 v
b10100 ("
b10100 2"
b100 b
b100 g
b10000 4
b10000 t
b10000 '"
b10000 3"
1!
#1200000
0!
#1250000
b10100 )
b10100 A
b10100 y
b10100 /"
b10100 ;"
b10100 x
b10100 #"
b10100 %"
b10100 ,"
b10100 ""
b11110000010010100001110000001111 /
b11110000010010100001110000001111 r
b11110000010010100001110000001111 -"
b11110000010010100001110000001111 8"
b1110000001111 &
b1110000001111 -
b1110000001111 p
b1110000001111 1"
b1110000001111 <"
b10 ]
b10100 R
b1010 Q
b100000000001 T
b10100 Z
b10 P
b1000000001 S
b1 N
b10 2
b10 Y
b10 6"
b10100 8
b10100 U
b10100 n
b10100 &"
b110 B
b110 H
b110 j
b110 +"
b1 :
b1 L
b1 l
1V
b11 #
b11 *
b11 ^
b11 ="
1$
b1000000001101000100011 %
b1000000001101000100011 ,
b1000000001101000100011 E
b1000000001101000100011 A"
b10100 ;
b10100 z
b10100 4"
b10100 |
b10100 !"
b10100 (
b10100 @
b10100 @"
b11000 5
b11000 v
b11000 ("
b11000 2"
b10100 4
b10100 t
b10100 '"
b10100 3"
b101 b
b101 g
1!
#1300000
0!
#1350000
b11000 )
b11000 A
b11000 y
b11000 /"
b11000 ;"
b11000 x
b11000 #"
b11000 %"
b11000 ,"
b11000 ""
b10001000100010001000100010001 /
b10001000100010001000100010001 r
b10001000100010001000100010001 -"
b10001000100010001000100010001 8"
b10001 &
b10001 -
b10001 p
b10001 1"
b10001 <"
b11 ]
b11000 R
b1100 Q
b10000000001 T
b11000 Z
b11 P
b1100000000 S
b0 N
b11 2
b11 Y
b11 6"
b11000 8
b11000 U
b11000 n
b11000 &"
b101 B
b101 H
b101 j
b101 +"
b1 :
b1 L
b1 l
1V
b1 #
b1 *
b1 ^
b1 ="
1$
b1100000000110000100011 %
b1100000000110000100011 ,
b1100000000110000100011 E
b1100000000110000100011 A"
b11000 ;
b11000 z
b11000 4"
b11000 |
b11000 !"
b11000 (
b11000 @
b11000 @"
b11100 5
b11100 v
b11100 ("
b11100 2"
b110 b
b110 g
b11000 4
b11000 t
b11000 '"
b11000 3"
1!
#1400000
0!
#1450000
b11100 )
b11100 A
b11100 y
b11100 /"
b11100 ;"
b11100 x
b11100 #"
b11100 %"
b11100 ,"
b11100 ""
b11111111111111111111111111111111 /
b11111111111111111111111111111111 r
b11111111111111111111111111111111 -"
b11111111111111111111111111111111 8"
b11111111111111111111111111111111 &
b11111111111111111111111111111111 -
b11111111111111111111111111111111 p
b11111111111111111111111111111111 1"
b11111111111111111111111111111111 <"
b100 ]
b11100 R
b1110 Q
b1000000000010 T
b11100 Z
b100 P
b10000000010 S
b10 N
b100 2
b100 Y
b100 6"
b11100 8
b11100 U
b11100 n
b11100 &"
b111 B
b111 H
b111 j
b111 +"
b1 :
b1 L
b1 l
1V
b1111 #
b1111 *
b1111 ^
b1111 ="
1$
b10000000010111000100011 %
b10000000010111000100011 ,
b10000000010111000100011 E
b10000000010111000100011 A"
b11100 ;
b11100 z
b11100 4"
b11100 |
b11100 !"
b11100 (
b11100 @
b11100 @"
b100000 5
b100000 v
b100000 ("
b100000 2"
b11100 4
b11100 t
b11100 '"
b11100 3"
b111 b
b111 g
1!
#1500000
0!
#1550000
b10000 )
b10000 A
b10000 y
b10000 /"
b10000 ;"
b10000000100000001000000010000 w
b10000000100000001000000010000 0"
b10000 x
b10000 #"
b10000 %"
b10000 ,"
b10000 ""
b10000000100000001000000010000 '
b10000000100000001000000010000 .
b10000000100000001000000010000 q
b10000000100000001000000010000 ."
b10000000100000001000000010000 >"
b0 /
b0 r
b0 -"
b0 8"
b0 &
b0 -
b0 p
b0 1"
b0 <"
b1 9
b1 M
b1 m
b101 1
b101 [
b101 7"
1+
b10000 ]
b101 R
b10000000010 Q
b1000000001000 T
b101 Z
b10000 P
b1000000000010 S
b11 W
b0 2
b0 Y
b0 6"
b10000 8
b10000 U
b10000 n
b10000 &"
b10 B
b10 H
b10 j
b10 +"
b1 :
b1 L
b1 l
1V
b0 #
b0 *
b0 ^
b0 ="
0$
b1000000000010001010000011 %
b1000000000010001010000011 ,
b1000000000010001010000011 E
b1000000000010001010000011 A"
b10000000100000001000000010000 ;
b10000000100000001000000010000 z
b10000000100000001000000010000 4"
b10000 |
b10000 !"
b100000 (
b100000 @
b100000 @"
b100100 5
b100100 v
b100100 ("
b100100 2"
b1000 b
b1000 g
b100000 4
b100000 t
b100000 '"
b100000 3"
1!
#1600000
0!
#1650000
b1110000001111 '
b1110000001111 .
b1110000001111 q
b1110000001111 ."
b1110000001111 >"
b10100 )
b10100 A
b10100 y
b10100 /"
b10100 ;"
b10100 x
b10100 #"
b10100 %"
b10100 ,"
b10100 ""
b1110000001111 w
b1110000001111 0"
b10100 ]
b110 R
b11 Q
b1000000001010 T
b110 Z
b10100 P
b1010000000010 S
b110 1
b110 [
b110 7"
b10100 8
b10100 U
b10100 n
b10100 &"
b10 B
b10 H
b10 j
b10 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b1010000000010001100000011 %
b1010000000010001100000011 ,
b1010000000010001100000011 E
b1010000000010001100000011 A"
b1110000001111 ;
b1110000001111 z
b1110000001111 4"
b10100 |
b10100 !"
b100100 (
b100100 @
b100100 @"
b101000 5
b101000 v
b101000 ("
b101000 2"
b100100 4
b100100 t
b100100 '"
b100100 3"
b1001 b
b1001 g
1!
#1700000
0!
#1750000
b10001 '
b10001 .
b10001 q
b10001 ."
b10001 >"
b11000 )
b11000 A
b11000 y
b11000 /"
b11000 ;"
b11000 x
b11000 #"
b11000 %"
b11000 ,"
b11000 ""
b10001 w
b10001 0"
b11000 ]
b111 R
b10000000011 Q
b1000000001100 T
b111 Z
b11000 P
b1100000000010 S
b111 1
b111 [
b111 7"
b11000 8
b11000 U
b11000 n
b11000 &"
b10 B
b10 H
b10 j
b10 +"
b1 9
b1 M
b1 m
b1 :
b1 L
b1 l
1+
1V
b1100000000010001110000011 %
b1100000000010001110000011 ,
b1100000000010001110000011 E
b1100000000010001110000011 A"
b10001 ;
b10001 z
b10001 4"
b11000 |
b11000 !"
b101000 (
b101000 @
b101000 @"
b101100 5
b101100 v
b101100 ("
b101100 2"
b1010 b
b1010 g
b101000 4
b101000 t
b101000 '"
b101000 3"
1!
#1800000
0!
#1850000
b10000000100000001000000010000 '
b10000000100000001000000010000 .
b10000000100000001000000010000 q
b10000000100000001000000010000 ."
b10000000100000001000000010000 >"
1o
b0 )
b0 A
b0 y
b0 /"
b0 ;"
b0 x
b0 #"
b0 %"
b0 ,"
b0 ""
b10000 w
b10000 0"
b0 ]
b0 R
b0 Q
b0 T
b0 Z
b0 P
b0 S
b0 N
b0 W
b0 1
b0 [
b0 7"
b0 8
b0 U
b0 n
b0 &"
b0 B
b0 H
b0 j
b0 +"
b0 9
b0 M
b0 m
b0 :
b0 L
b0 l
0+
0V
b0 %
b0 ,
b0 E
b0 A"
b0 ;
b0 z
b0 4"
b0 |
b0 !"
b101100 (
b101100 @
b101100 @"
b110000 5
b110000 v
b110000 ("
b110000 2"
b101100 4
b101100 t
b101100 '"
b101100 3"
b1011 b
b1011 g
1!
#1900000
0!
#1950000
b110000 (
b110000 @
b110000 @"
b110100 5
b110100 v
b110100 ("
b110100 2"
b1100 b
b1100 g
b110000 4
b110000 t
b110000 '"
b110000 3"
1!
#2000000
0!
#2050000
b110100 (
b110100 @
b110100 @"
b111000 5
b111000 v
b111000 ("
b111000 2"
b110100 4
b110100 t
b110100 '"
b110100 3"
b1101 b
b1101 g
1!
#2100000
0!
