INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:40:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 buffer17/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer17/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.820ns (22.008%)  route 2.906ns (77.992%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=537, unset)          0.508     0.508    buffer17/clk
                         FDSE                                         r  buffer17/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer17/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.621     1.355    cmpi0/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.257     1.612 f  cmpi0/result0_carry/CO[2]
                         net (fo=38, unplaced)        0.319     1.931    buffer17/control/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.122     2.053 r  buffer17/control/transmitValue_i_5__0/O
                         net (fo=1, unplaced)         0.244     2.297    init2/control/transmitValue_reg_2
                         LUT6 (Prop_lut6_I5_O)        0.043     2.340 f  init2/control/transmitValue_i_3__9/O
                         net (fo=4, unplaced)         0.401     2.741    init2/control/transmitValue_i_3__9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.784 f  init2/control/transmitValue_i_9/O
                         net (fo=1, unplaced)         0.222     3.006    init2/control/transmitValue_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.049 f  init2/control/transmitValue_i_6__0/O
                         net (fo=2, unplaced)         0.388     3.437    buffer17/control/transmitValue_reg_20
                         LUT6 (Prop_lut6_I2_O)        0.043     3.480 r  buffer17/control/transmitValue_i_3__1/O
                         net (fo=15, unplaced)        0.430     3.910    buffer17/control/transmitValue_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.043     3.953 r  buffer17/control/outs[5]_i_1/O
                         net (fo=7, unplaced)         0.281     4.234    buffer17/regEn
                         FDRE                                         r  buffer17/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=537, unset)          0.483     4.683    buffer17/clk
                         FDRE                                         r  buffer17/outs_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.455    buffer17/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.221    




