Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 15:43:50 2023
| Host         : ECEB-3022-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file runman_top_timing_summary_routed.rpt -pb runman_top_timing_summary_routed.pb -rpx runman_top_timing_summary_routed.rpx -warn_on_violation
| Design       : runman_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.823        0.000                      0                  448        0.133        0.000                      0                  448        3.000        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clk_100                                {0.000 5.000}      10.000          100.000         
data_manager_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_data_manager_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_data_manager_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                      7.823        0.000                      0                   34        0.252        0.000                      0                   34        4.500        0.000                       0                    35  
data_manager_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_data_manager_clk_wiz_0_0         12.648        0.000                      0                  414        0.133        0.000                      0                  414        9.500        0.000                       0                   228  
  clkfbout_data_manager_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_100                                                               
(none)                             clk_out1_data_manager_clk_wiz_0_0                                     
(none)                             clkfbout_data_manager_clk_wiz_0_0                                     
(none)                                                                clk_100                            
(none)                                                                clk_out1_data_manager_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.623     5.131    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.067    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.741 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  hex_seg_disB/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    hex_seg_disB/counter_reg[12]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.306 r  hex_seg_disB/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.306    hex_seg_disB/counter_reg[16]_i_1__0_n_7
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.832    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.062    15.129    hex_seg_disB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.623     5.131    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.067    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.741 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.303 r  hex_seg_disB/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.303    hex_seg_disB/counter_reg[12]_i_1__0_n_6
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.833    hex_seg_disB/Clk
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[13]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)        0.062    15.130    hex_seg_disB/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.556     5.064    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.520 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  hex_seg_disA/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    hex_seg_disA/counter_reg[12]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.240 r  hex_seg_disA/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.240    hex_seg_disA/counter_reg[16]_i_1_n_7
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.773    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    15.072    hex_seg_disA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.556     5.064    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.520 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.237 r  hex_seg_disA/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.237    hex_seg_disA/counter_reg[12]_i_1_n_6
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.772    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[13]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    15.071    hex_seg_disA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.623     5.131    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.067    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.741 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.282 r  hex_seg_disB/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.282    hex_seg_disB/counter_reg[12]_i_1__0_n_4
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.833    hex_seg_disB/Clk
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[15]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)        0.062    15.130    hex_seg_disB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.556     5.064    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.520 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.216 r  hex_seg_disA/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.216    hex_seg_disA/counter_reg[12]_i_1_n_4
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.772    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    15.071    hex_seg_disA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.623     5.131    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.067    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.741 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.208 r  hex_seg_disB/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.208    hex_seg_disB/counter_reg[12]_i_1__0_n_5
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.833    hex_seg_disB/Clk
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[14]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)        0.062    15.130    hex_seg_disB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.556     5.064    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     5.520 r  hex_seg_disA/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.001    hex_seg_disA/counter_reg_n_0_[1]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.142 r  hex_seg_disA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.142    hex_seg_disA/counter_reg[12]_i_1_n_5
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.442    14.772    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[14]/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    15.071    hex_seg_disA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.623     5.131    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.067    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.741 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.969 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.969    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.192 r  hex_seg_disB/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.192    hex_seg_disB/counter_reg[12]_i_1__0_n_7
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.833    hex_seg_disB/Clk
    SLICE_X63Y64         FDRE                                         r  hex_seg_disB/counter_reg[12]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)        0.062    15.130    hex_seg_disB/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.623     5.131    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.067    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.741 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.855    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.189 r  hex_seg_disB/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.189    hex_seg_disB/counter_reg[8]_i_1__0_n_6
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.833    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[9]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.062    15.130    hex_seg_disB/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.425    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  hex_seg_disA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.674    hex_seg_disA/counter_reg_n_0_[3]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.782 r  hex_seg_disA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.782    hex_seg_disA/counter_reg[0]_i_1_n_4
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.825     1.938    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[3]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105     1.530    hex_seg_disA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.559     1.427    hex_seg_disA/Clk
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  hex_seg_disA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.676    hex_seg_disA/counter_reg_n_0_[11]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.784 r  hex_seg_disA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.784    hex_seg_disA/counter_reg[8]_i_1_n_4
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.827     1.940    hex_seg_disA/Clk
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[11]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     1.532    hex_seg_disA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.458    hex_seg_disB/Clk
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  hex_seg_disB/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.708    hex_seg_disB/counter_reg_n_0_[7]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  hex_seg_disB/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.816    hex_seg_disB/counter_reg[4]_i_1__0_n_4
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[7]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.563    hex_seg_disB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.558     1.426    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.567 r  hex_seg_disA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.675    hex_seg_disA/counter_reg_n_0_[7]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.783 r  hex_seg_disA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.783    hex_seg_disA/counter_reg[4]_i_1_n_4
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     1.939    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[7]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.531    hex_seg_disA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.707    hex_seg_disB/counter_reg_n_0_[11]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  hex_seg_disB/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    hex_seg_disB/counter_reg[8]_i_1__0_n_4
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[11]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.562    hex_seg_disB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.459    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_seg_disB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.709    hex_seg_disB/counter_reg_n_0_[3]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  hex_seg_disB/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.817    hex_seg_disB/counter_reg[0]_i_1__0_n_4
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.975    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[3]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105     1.564    hex_seg_disB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.559     1.427    hex_seg_disA/Clk
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  hex_seg_disA/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.673    hex_seg_disA/counter_reg_n_0_[8]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.788 r  hex_seg_disA/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.788    hex_seg_disA/counter_reg[8]_i_1_n_7
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.827     1.940    hex_seg_disA/Clk
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[8]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     1.532    hex_seg_disA/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.458    hex_seg_disB/Clk
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  hex_seg_disB/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.705    hex_seg_disB/counter_reg_n_0_[4]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  hex_seg_disB/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.820    hex_seg_disB/counter_reg[4]_i_1__0_n_7
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[4]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.563    hex_seg_disB/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.560     1.428    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  hex_seg_disA/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.674    hex_seg_disA/counter_reg_n_0_[12]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.789 r  hex_seg_disA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.789    hex_seg_disA/counter_reg[12]_i_1_n_7
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.828     1.941    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[12]/C
                         clock pessimism             -0.513     1.428    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105     1.533    hex_seg_disA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.558     1.426    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.567 r  hex_seg_disA/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.672    hex_seg_disA/counter_reg_n_0_[4]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.787 r  hex_seg_disA/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.787    hex_seg_disA/counter_reg[4]_i_1_n_7
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     1.939    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[4]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.531    hex_seg_disA/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    hex_seg_disA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    hex_seg_disA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    hex_seg_disA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    hex_seg_disA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    hex_seg_disA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    hex_seg_disA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    hex_seg_disA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y33    hex_seg_disA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    hex_seg_disA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    hex_seg_disA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    hex_seg_disA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    hex_seg_disA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    hex_seg_disA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    hex_seg_disA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    hex_seg_disA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  data_manager_i/clk_wiz_0/inst/clk_in1
  To Clock:  data_manager_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_manager_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { data_manager_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_data_manager_clk_wiz_0_0
  To Clock:  clk_out1_data_manager_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.648ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 1.394ns (20.034%)  route 5.564ns (79.966%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 21.445 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           1.137     3.215    sdcard_init_i/m_sdcard/out[7]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.339 f  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.805     4.144    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.268 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.958     5.226    sdcard_init_i/m_sdcard/ram_addr_r_reg[14]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.150     5.376 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=11, routed)          0.860     6.236    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.328     6.564 r  sdcard_init_i/m_sdcard/addr_v[31]_i_4/O
                         net (fo=64, routed)          1.118     7.682    sdcard_init_i/m_sdcard/addr_v[31]_i_4_n_0
    SLICE_X8Y35          LUT3 (Prop_lut3_I1_O)        0.150     7.832 r  sdcard_init_i/m_sdcard/addr_v[11]_i_1/O
                         net (fo=1, routed)           0.687     8.519    sdcard_init_i/m_sdcard/addr_v[11]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.445    21.445    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y35          FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[11]/C
                         clock pessimism              0.080    21.525    
                         clock uncertainty           -0.084    21.442    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.275    21.167    sdcard_init_i/m_sdcard/addr_v_reg[11]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                 12.648    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 1.396ns (20.049%)  route 5.567ns (79.951%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 21.450 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           1.137     3.215    sdcard_init_i/m_sdcard/out[7]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.339 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.805     4.144    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.268 f  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.958     5.226    sdcard_init_i/m_sdcard/ram_addr_r_reg[14]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.150     5.376 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=11, routed)          0.860     6.236    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.328     6.564 f  sdcard_init_i/m_sdcard/addr_v[31]_i_4/O
                         net (fo=64, routed)          1.285     7.849    sdcard_init_i/m_sdcard/addr_v[31]_i_4_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I1_O)        0.152     8.001 r  sdcard_init_i/m_sdcard/tx_v[36]_i_1/O
                         net (fo=1, routed)           0.523     8.523    sdcard_init_i/m_sdcard/tx_v[36]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.450    21.450    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y41         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[36]/C
                         clock pessimism              0.093    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)       -0.269    21.191    sdcard_init_i/m_sdcard/tx_v_reg[36]
  -------------------------------------------------------------------
                         required time                         21.191    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.990ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.368ns (21.122%)  route 5.109ns (78.878%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           1.137     3.215    sdcard_init_i/m_sdcard/out[7]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.339 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.805     4.144    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.268 f  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.958     5.226    sdcard_init_i/m_sdcard/ram_addr_r_reg[14]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.150     5.376 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=11, routed)          0.846     6.222    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.328     6.550 f  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_4/O
                         net (fo=6, routed)           0.482     7.033    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_4_n_0
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.124     7.157 r  sdcard_init_i/m_sdcard/addr_v[16]_i_1/O
                         net (fo=12, routed)          0.880     8.037    sdcard_init_i/m_sdcard/addr_v[16]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[10]/C
                         clock pessimism              0.093    21.539    
                         clock uncertainty           -0.084    21.456    
    SLICE_X11Y35         FDRE (Setup_fdre_C_R)       -0.429    21.027    sdcard_init_i/m_sdcard/addr_v_reg[10]
  -------------------------------------------------------------------
                         required time                         21.027    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 12.990    

Slack (MET) :             12.990ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/addr_v_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.368ns (21.122%)  route 5.109ns (78.878%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           1.137     3.215    sdcard_init_i/m_sdcard/out[7]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.339 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.805     4.144    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.268 f  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.958     5.226    sdcard_init_i/m_sdcard/ram_addr_r_reg[14]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.150     5.376 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=11, routed)          0.846     6.222    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.328     6.550 f  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_4/O
                         net (fo=6, routed)           0.482     7.033    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_4_n_0
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.124     7.157 r  sdcard_init_i/m_sdcard/addr_v[16]_i_1/O
                         net (fo=12, routed)          0.880     8.037    sdcard_init_i/m_sdcard/addr_v[16]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/addr_v_reg[9]/C
                         clock pessimism              0.093    21.539    
                         clock uncertainty           -0.084    21.456    
    SLICE_X11Y35         FDRE (Setup_fdre_C_R)       -0.429    21.027    sdcard_init_i/m_sdcard/addr_v_reg[9]
  -------------------------------------------------------------------
                         required time                         21.027    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 12.990    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.394ns (21.157%)  route 5.195ns (78.843%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 21.450 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           1.137     3.215    sdcard_init_i/m_sdcard/out[7]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.339 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.805     4.144    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.268 f  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.958     5.226    sdcard_init_i/m_sdcard/ram_addr_r_reg[14]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.150     5.376 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=11, routed)          0.860     6.236    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.328     6.564 f  sdcard_init_i/m_sdcard/addr_v[31]_i_4/O
                         net (fo=64, routed)          1.053     7.617    sdcard_init_i/m_sdcard/addr_v[31]_i_4_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.150     7.767 r  sdcard_init_i/m_sdcard/tx_v[37]_i_1/O
                         net (fo=1, routed)           0.382     8.149    sdcard_init_i/m_sdcard/tx_v[37]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.450    21.450    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y41         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[37]/C
                         clock pessimism              0.093    21.543    
                         clock uncertainty           -0.084    21.460    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)       -0.283    21.177    sdcard_init_i/m_sdcard/tx_v_reg[37]
  -------------------------------------------------------------------
                         required time                         21.177    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.534ns (23.939%)  route 4.874ns (76.061%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.634     1.634    sdcard_init_i/m_sdcard/clk_50
    SLICE_X5Y42          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     2.090 f  sdcard_init_i/m_sdcard/state_v_reg[2]/Q
                         net (fo=101, routed)         1.111     3.201    sdcard_init_i/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.150     3.351 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6/O
                         net (fo=12, routed)          1.192     4.543    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.869 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.875     5.744    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.152     5.896 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=4, routed)           0.691     6.587    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.326     6.913 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.512     7.426    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=4, routed)           0.493     8.042    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.518    21.518    sdcard_init_i/m_sdcard/clk_50
    SLICE_X0Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[4]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    21.086    sdcard_init_i/m_sdcard/byteCnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.534ns (23.939%)  route 4.874ns (76.061%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.634     1.634    sdcard_init_i/m_sdcard/clk_50
    SLICE_X5Y42          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     2.090 f  sdcard_init_i/m_sdcard/state_v_reg[2]/Q
                         net (fo=101, routed)         1.111     3.201    sdcard_init_i/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.150     3.351 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6/O
                         net (fo=12, routed)          1.192     4.543    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.869 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.875     5.744    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.152     5.896 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=4, routed)           0.691     6.587    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.326     6.913 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.512     7.426    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=4, routed)           0.493     8.042    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.518    21.518    sdcard_init_i/m_sdcard/clk_50
    SLICE_X0Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[5]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    21.086    sdcard_init_i/m_sdcard/byteCnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.534ns (23.955%)  route 4.870ns (76.045%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.634     1.634    sdcard_init_i/m_sdcard/clk_50
    SLICE_X5Y42          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     2.090 f  sdcard_init_i/m_sdcard/state_v_reg[2]/Q
                         net (fo=101, routed)         1.111     3.201    sdcard_init_i/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.150     3.351 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6/O
                         net (fo=12, routed)          1.192     4.543    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.869 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.875     5.744    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.152     5.896 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=4, routed)           0.691     6.587    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.326     6.913 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.512     7.426    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=4, routed)           0.489     8.038    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.518    21.518    sdcard_init_i/m_sdcard/clk_50
    SLICE_X1Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[3]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    21.086    sdcard_init_i/m_sdcard/byteCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 sdcard_init_i/m_sdcard/state_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/byteCnt_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.534ns (23.955%)  route 4.870ns (76.045%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.634     1.634    sdcard_init_i/m_sdcard/clk_50
    SLICE_X5Y42          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     2.090 f  sdcard_init_i/m_sdcard/state_v_reg[2]/Q
                         net (fo=101, routed)         1.111     3.201    sdcard_init_i/m_sdcard/state_v_reg_n_0_[2]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.150     3.351 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6/O
                         net (fo=12, routed)          1.192     4.543    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_6_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.869 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.875     5.744    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.152     5.896 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=4, routed)           0.691     6.587    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.326     6.913 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.512     7.426    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=4, routed)           0.489     8.038    sdcard_init_i/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.518    21.518    sdcard_init_i/m_sdcard/clk_50
    SLICE_X1Y41          FDRE                                         r  sdcard_init_i/m_sdcard/byteCnt_v_reg[8]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    21.086    sdcard_init_i/m_sdcard/byteCnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.097ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/rtnState_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.400ns (21.353%)  route 5.156ns (78.647%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           1.137     3.215    sdcard_init_i/m_sdcard/out[7]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.339 f  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3/O
                         net (fo=1, routed)           0.805     4.144    sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.268 r  sdcard_init_i/m_sdcard/FSM_onehot_state_r[2]_i_2/O
                         net (fo=3, routed)           0.958     5.226    sdcard_init_i/m_sdcard/ram_addr_r_reg[14]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.150     5.376 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=11, routed)          0.846     6.222    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.328     6.550 r  sdcard_init_i/m_sdcard/bitCnt_v[7]_i_4/O
                         net (fo=6, routed)           0.855     7.406    sdcard_init_i/m_sdcard/bitCnt_v[7]_i_4_n_0
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.156     7.562 r  sdcard_init_i/m_sdcard/rtnState_v[1]_i_1/O
                         net (fo=1, routed)           0.555     8.117    sdcard_init_i/m_sdcard/rtnState_v[1]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.515    21.515    sdcard_init_i/m_sdcard/clk_50
    SLICE_X7Y39          FDRE                                         r  sdcard_init_i/m_sdcard/rtnState_v_reg[1]/C
                         clock pessimism              0.080    21.595    
                         clock uncertainty           -0.084    21.512    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.298    21.214    sdcard_init_i/m_sdcard/rtnState_v_reg[1]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 13.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.580     0.580    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[3]/Q
                         net (fo=2, routed)           0.068     0.789    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[9]_0[1]
    SLICE_X5Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.848     0.848    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.076     0.656    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.565     0.565    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y42         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sdcard_init_i/m_sdcard/tx_v_reg[42]/Q
                         net (fo=1, routed)           0.087     0.793    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[42]
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  sdcard_init_i/m_sdcard/tx_v[43]_i_2/O
                         net (fo=1, routed)           0.000     0.838    sdcard_init_i/m_sdcard/tx_v[43]_i_2_n_0
    SLICE_X10Y42         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/m_sdcard/clk_50
    SLICE_X10Y42         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[43]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120     0.698    sdcard_init_i/m_sdcard/tx_v_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.526%)  route 0.081ns (36.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.581     0.581    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[5]/Q
                         net (fo=3, routed)           0.081     0.803    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[5]
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.849     0.849    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/C
                         clock pessimism             -0.268     0.581    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.076     0.657    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.565     0.565    sdcard_init_i/m_sdcard/clk_50
    SLICE_X10Y42         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  sdcard_init_i/m_sdcard/tx_v_reg[40]/Q
                         net (fo=1, routed)           0.050     0.779    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[40]
    SLICE_X11Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.824 r  sdcard_init_i/m_sdcard/tx_v[41]_i_1/O
                         net (fo=1, routed)           0.000     0.824    sdcard_init_i/m_sdcard/tx_v[41]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y42         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[41]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.092     0.670    sdcard_init_i/m_sdcard/tx_v_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.580     0.580    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y25          FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDSE (Prop_fdse_C_Q)         0.141     0.721 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[0]/Q
                         net (fo=8, routed)           0.098     0.818    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[0]
    SLICE_X5Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.848     0.848    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[0]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.057     0.650    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.583     0.583    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/Q
                         net (fo=5, routed)           0.116     0.839    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]
    SLICE_X5Y28          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.852     0.852    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y28          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[6]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.070     0.667    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.585     0.585    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.128     0.713 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/Q
                         net (fo=2, routed)           0.075     0.787    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]_0[0]
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.853     0.853    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.009     0.607    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.591     0.591    sdcard_init_i/m_sdcard/clk_50
    SLICE_X6Y38          FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]/Q
                         net (fo=4, routed)           0.082     0.837    sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[5]
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.045     0.882 r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.882    sdcard_init_i/m_sdcard/p_0_in__0[0]
    SLICE_X7Y38          FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.862     0.862    sdcard_init_i/m_sdcard/clk_50
    SLICE_X7Y38          FDRE                                         r  sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]/C
                         clock pessimism             -0.258     0.604    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.092     0.696    sdcard_init_i/m_sdcard/sclkPhaseTimer_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.562     0.562    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y34          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  sdcard_init_i/m_sdcard/tx_v_reg[16]/Q
                         net (fo=1, routed)           0.082     0.808    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[16]
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.853 r  sdcard_init_i/m_sdcard/tx_v[17]_i_1/O
                         net (fo=1, routed)           0.000     0.853    sdcard_init_i/m_sdcard/tx_v[17]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.830     0.830    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y34          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[17]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.091     0.666    sdcard_init_i/m_sdcard/tx_v_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.565     0.565    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y42          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  sdcard_init_i/m_sdcard/tx_v_reg[1]/Q
                         net (fo=1, routed)           0.083     0.812    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[1]
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.045     0.857 r  sdcard_init_i/m_sdcard/tx_v[2]_i_1/O
                         net (fo=1, routed)           0.000     0.857    sdcard_init_i/m_sdcard/tx_v[2]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y42          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[2]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.092     0.670    sdcard_init_i/m_sdcard/tx_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_data_manager_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    data_manager_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y24      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_data_manager_clk_wiz_0_0
  To Clock:  clkfbout_data_manager_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_data_manager_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    data_manager_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.492ns  (logic 4.358ns (32.300%)  route 9.134ns (67.700%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.445     5.762    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.886 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.689    10.574    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.492 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.492    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.483ns  (logic 4.348ns (32.250%)  route 9.135ns (67.750%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.049     5.366    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X11Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.490 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.085    10.575    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.483 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.483    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.367ns  (logic 4.340ns (32.470%)  route 9.027ns (67.530%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.289     5.605    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.729 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.738    10.467    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.367 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.367    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.179ns  (logic 4.355ns (33.044%)  route 8.824ns (66.956%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.167     5.484    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.608 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.657    10.265    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    13.179 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.179    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.067ns  (logic 4.345ns (33.254%)  route 8.721ns (66.746%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.167     5.484    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.124     5.608 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.554    10.162    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.067 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.067    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.959ns  (logic 4.356ns (33.615%)  route 8.603ns (66.385%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         3.658     4.975    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X11Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.099 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.945    10.043    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.959 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.959    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.793ns  (logic 4.350ns (33.999%)  route 8.443ns (66.001%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         3.883     5.200    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.324 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.560     9.884    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    12.793 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.793    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.600ns  (logic 4.607ns (39.714%)  route 6.993ns (60.286%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         2.844     4.160    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.150     4.310 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.150     8.460    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    11.600 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.600    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 4.352ns (38.474%)  route 6.960ns (61.526%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         2.844     4.160    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.124     4.284 r  hex_seg_disA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.116     8.400    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    11.311 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.311    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 4.576ns (42.987%)  route 6.069ns (57.013%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         2.846     4.162    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.148     4.310 r  hex_seg_disA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.223     7.533    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    10.644 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.644    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.536ns (76.222%)  route 0.479ns (23.778%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.479     0.873    hex_segB_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.143     2.016 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.016    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.557ns (57.874%)  route 1.134ns (42.126%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.134     1.527    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     2.691 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.691    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.623ns (57.360%)  route 1.207ns (42.640%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.853     1.246    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.291 r  hex_seg_disB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.645    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     2.830 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.830    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.668ns (55.163%)  route 1.356ns (44.837%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.021     1.415    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.459 r  hex_seg_disB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.793    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.230     3.024 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.024    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.066ns  (logic 1.602ns (52.252%)  route 1.464ns (47.748%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.019     1.413    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.458 r  hex_seg_disB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.903    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.164     3.066 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.066    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.615ns (51.915%)  route 1.496ns (48.085%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.021     1.415    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  hex_seg_disB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.475     1.935    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.111 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.111    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.676ns (53.157%)  route 1.477ns (46.843%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.019     1.413    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.457 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.458     1.914    hex_segB_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.238     3.153 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.153    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.693ns (53.502%)  route 1.471ns (46.498%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.019     1.413    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.457 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.452     1.909    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.255     3.164 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.164    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.672ns (52.593%)  route 1.507ns (47.407%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.019     1.413    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.457 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.488     1.945    hex_segB_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.235     3.180 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.180    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.689ns (50.655%)  route 1.646ns (49.345%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.019     1.413    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.457 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.627     2.083    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.252     3.335 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.335    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.527ns  (logic 3.620ns (34.384%)  route 6.907ns (65.616%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          1.156     6.682    sdcard_init_i/p_0_in[1]
    SLICE_X11Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.806 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.806     7.612    sdcard_init_i/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X11Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.736 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.945    12.680    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.596 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.596    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 3.604ns (34.272%)  route 6.911ns (65.728%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.068    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     5.524 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=17, routed)          1.671     7.196    sdcard_init_i/p_0_in[0]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.320 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.502     7.822    sdcard_init_i/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124     7.946 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.738    12.683    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.583 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.583    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 3.612ns (34.438%)  route 6.876ns (65.562%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          0.848     6.374    sdcard_init_i/p_0_in[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.498 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.942     7.440    sdcard_init_i/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.564 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.085    12.649    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.557 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.557    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.442ns  (logic 3.621ns (34.682%)  route 6.820ns (65.318%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          1.474     6.999    sdcard_init_i/p_0_in[1]
    SLICE_X12Y33         LUT6 (Prop_lut6_I4_O)        0.124     7.123 f  sdcard_init_i/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.658     7.781    sdcard_init_i/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.124     7.905 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.689    12.593    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.511 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.511    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 3.613ns (35.872%)  route 6.459ns (64.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          1.076     6.601    sdcard_init_i/p_0_in[1]
    SLICE_X12Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.725 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.823     7.548    sdcard_init_i/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.672 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.560    12.232    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.141 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.141    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.026ns  (logic 3.609ns (35.994%)  route 6.417ns (64.006%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          0.857     6.382    sdcard_init_i/p_0_in[1]
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.506 f  sdcard_init_i/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.006     7.512    sdcard_init_i/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.636 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.554    12.190    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.095 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.095    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.737ns  (logic 3.618ns (37.159%)  route 6.119ns (62.841%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          0.453     5.978    sdcard_init_i/p_0_in[1]
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.102 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.010     7.112    sdcard_init_i/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.236 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.657    11.892    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.807 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.807    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 3.748ns (39.430%)  route 5.758ns (60.570%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          1.609     7.134    hex_seg_disA/p_0_in[1]
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.152     7.286 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.150    11.435    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    14.576 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.576    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 3.491ns (37.885%)  route 5.724ns (62.115%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.069    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     5.525 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          1.609     7.134    hex_seg_disA/p_0_in[1]
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.258 r  hex_seg_disA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.116    11.374    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    14.285 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.285    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 3.713ns (42.604%)  route 5.002ns (57.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     5.068    hex_seg_disA/Clk
    SLICE_X9Y32          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     5.524 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=17, routed)          1.779     7.304    hex_seg_disA/p_0_in[0]
    SLICE_X14Y45         LUT3 (Prop_lut3_I1_O)        0.146     7.450 r  hex_seg_disA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.223    10.673    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    13.784 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.784    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.371ns (73.895%)  route 0.484ns (26.105%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.130     1.729    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  hex_seg_disB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.128    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.312 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.312    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.417ns (72.002%)  route 0.551ns (27.998%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.216     1.815    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.046     1.861 r  hex_seg_disB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.196    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.230     3.426 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.426    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.350ns (67.142%)  route 0.660ns (32.858%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.215     1.814    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.859 r  hex_seg_disB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.304    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.164     3.467 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.467    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.363ns (66.338%)  route 0.691ns (33.662%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.216     1.815    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.860 r  hex_seg_disB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.335    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.511 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.511    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.426ns (67.936%)  route 0.673ns (32.064%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.215     1.814    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.047     1.861 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.458     2.319    hex_segB_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.238     3.557 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.557    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.443ns (68.372%)  route 0.668ns (31.628%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.215     1.814    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.047     1.861 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.452     2.313    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.255     3.568 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.568    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.423ns (66.905%)  route 0.704ns (33.095%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.215     1.814    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.047     1.861 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.488     2.349    hex_segB_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.235     3.584 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.584    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.440ns (63.098%)  route 0.842ns (36.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.457    hex_seg_disB/Clk
    SLICE_X63Y65         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=6, routed)           0.215     1.814    hex_seg_disB/p_0_in[1]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.047     1.861 r  hex_seg_disB/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.627     2.487    hex_segB_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.252     3.739 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.739    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.351ns (42.417%)  route 1.833ns (57.583%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.561     1.429    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          0.659     2.229    hex_seg_disA/p_0_in[1]
    SLICE_X14Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.274 r  hex_seg_disA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.175     3.449    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.613 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.613    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.211ns  (logic 1.422ns (44.295%)  route 1.789ns (55.705%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.561     1.429    hex_seg_disA/Clk
    SLICE_X9Y33          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=22, routed)          0.659     2.229    hex_seg_disA/p_0_in[1]
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.044     2.273 r  hex_seg_disA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.130     3.403    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.237     4.640 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.640    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_data_manager_clk_wiz_0_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.249ns  (logic 4.020ns (35.733%)  route 7.230ns (64.267%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.562     1.562    sdcard_init_i/clk_50
    SLICE_X10Y34         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  sdcard_init_i/ram_addr_r_reg[15]/Q
                         net (fo=12, routed)          1.468     3.549    sdcard_init_i/ram_address[15]
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.152     3.701 f  sdcard_init_i/hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.307     4.007    sdcard_init_i/hex_segA_OBUF[0]_inst_i_5_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.326     4.333 f  sdcard_init_i/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.717     5.050    sdcard_init_i/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.174 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.738     9.912    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.812 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.812    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.238ns  (logic 4.032ns (35.881%)  route 7.206ns (64.119%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.561     1.561    sdcard_init_i/clk_50
    SLICE_X10Y33         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.079 r  sdcard_init_i/ram_addr_r_reg[11]/Q
                         net (fo=12, routed)          1.106     3.185    sdcard_init_i/ram_address[11]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.150     3.335 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.433     3.769    sdcard_init_i/hex_segA_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.326     4.095 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.010     5.104    sdcard_init_i/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.124     5.228 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.657     9.885    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.799 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.799    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 3.807ns (33.956%)  route 7.405ns (66.044%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.562     1.562    sdcard_init_i/clk_50
    SLICE_X10Y34         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  sdcard_init_i/ram_addr_r_reg[15]/Q
                         net (fo=12, routed)          1.468     3.549    sdcard_init_i/ram_address[15]
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.124     3.673 f  sdcard_init_i/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.590     4.263    sdcard_init_i/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.387 f  sdcard_init_i/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.658     5.045    sdcard_init_i/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.124     5.169 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.689     9.857    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    12.775 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.775    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.032ns (36.030%)  route 7.158ns (63.970%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.561     1.561    sdcard_init_i/clk_50
    SLICE_X10Y33         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.079 r  sdcard_init_i/ram_addr_r_reg[10]/Q
                         net (fo=12, routed)          1.205     3.285    sdcard_init_i/ram_address[10]
    SLICE_X12Y33         LUT4 (Prop_lut4_I2_O)        0.146     3.431 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.435     3.865    sdcard_init_i/hex_segA_OBUF[4]_inst_i_5_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.328     4.193 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.574     4.767    sdcard_init_i/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.124     4.891 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.945     9.835    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.751 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.751    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.795ns  (logic 3.795ns (35.151%)  route 7.001ns (64.849%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.562     1.562    sdcard_init_i/clk_50
    SLICE_X10Y34         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  sdcard_init_i/ram_addr_r_reg[15]/Q
                         net (fo=12, routed)          1.473     3.554    sdcard_init_i/ram_address[15]
    SLICE_X12Y34         LUT4 (Prop_lut4_I0_O)        0.124     3.678 f  sdcard_init_i/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.670     4.348    sdcard_init_i/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.472 f  sdcard_init_i/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.303     4.775    sdcard_init_i/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.899 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.554     9.453    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    12.358 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.358    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.766ns  (logic 3.799ns (35.286%)  route 6.967ns (64.714%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.561     1.561    sdcard_init_i/clk_50
    SLICE_X10Y33         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     2.079 r  sdcard_init_i/ram_addr_r_reg[11]/Q
                         net (fo=12, routed)          1.155     3.235    sdcard_init_i/ram_address[11]
    SLICE_X12Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.359 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.429     3.787    sdcard_init_i/hex_segA_OBUF[2]_inst_i_5_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.911 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.823     4.735    sdcard_init_i/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.124     4.859 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.560     9.419    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    12.328 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.328    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 3.674ns (34.353%)  route 7.020ns (65.647%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.558     1.558    sdcard_init_i/clk_50
    SLICE_X10Y31         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  sdcard_init_i/ram_addr_r_reg[0]/Q
                         net (fo=9, routed)           0.993     3.069    sdcard_init_i/ram_address[0]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     3.193 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.942     4.135    sdcard_init_i/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I2_O)        0.124     4.259 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.085     9.345    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    12.253 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.253    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.962ns (63.133%)  route 2.314ns (36.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.568     1.568    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdcard_init_i/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           2.314     4.338    SD_DQ3_OBUF
    N18                  OBUF (Prop_obuf_I_O)         3.506     7.845 r  SD_DQ3_OBUF_inst/O
                         net (fo=0)                   0.000     7.845    SD_DQ3
    N18                                                               r  SD_DQ3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.956ns (65.647%)  route 2.070ns (34.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.633     1.633    sdcard_init_i/m_sdcard/clk_50
    SLICE_X5Y39          FDRE                                         r  sdcard_init_i/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     2.089 r  sdcard_init_i/m_sdcard/sclk_r_reg/Q
                         net (fo=12, routed)          2.070     4.159    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.500     7.659 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.659    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 4.028ns (68.300%)  route 1.869ns (31.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.633     1.633    sdcard_init_i/m_sdcard/clk_50
    SLICE_X6Y39          FDRE                                         r  sdcard_init_i/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     2.151 r  sdcard_init_i/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           1.869     4.021    SD_DQ0_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.510     7.531 r  SD_DQ0_OBUF_inst/O
                         net (fo=0)                   0.000     7.531    SD_DQ0
    M16                                                               r  SD_DQ0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.375ns (77.229%)  route 0.405ns (22.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.591     0.591    sdcard_init_i/m_sdcard/clk_50
    SLICE_X6Y39          FDRE                                         r  sdcard_init_i/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  sdcard_init_i/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           0.405     1.160    SD_DQ0_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.211     2.371 r  SD_DQ0_OBUF_inst/O
                         net (fo=0)                   0.000     2.371    SD_DQ0
    M16                                                               r  SD_DQ0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.342ns (72.305%)  route 0.514ns (27.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.591     0.591    sdcard_init_i/m_sdcard/clk_50
    SLICE_X5Y39          FDRE                                         r  sdcard_init_i/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/m_sdcard/sclk_r_reg/Q
                         net (fo=12, routed)          0.514     1.246    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201     2.446 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.446    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.349ns (67.112%)  route 0.661ns (32.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.565     0.565    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sdcard_init_i/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           0.661     1.366    SD_DQ3_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.208     2.574 r  SD_DQ3_OBUF_inst/O
                         net (fo=0)                   0.000     2.574    SD_DQ3
    N18                                                               r  SD_DQ3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.604ns  (logic 1.435ns (39.823%)  route 2.169ns (60.177%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.559     0.559    sdcard_init_i/clk_50
    SLICE_X10Y31         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  sdcard_init_i/ram_addr_r_reg[2]/Q
                         net (fo=9, routed)           0.315     1.038    sdcard_init_i/ram_address[2]
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.083 f  sdcard_init_i/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.135    sdcard_init_i/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.180 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.802     2.981    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     4.163 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.163    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.613ns  (logic 1.423ns (39.371%)  route 2.191ns (60.629%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.560     0.560    sdcard_init_i/clk_50
    SLICE_X10Y32         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  sdcard_init_i/ram_addr_r_reg[7]/Q
                         net (fo=9, routed)           0.347     1.070    sdcard_init_i/ram_address[7]
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.115 f  sdcard_init_i/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.110     1.225    sdcard_init_i/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.270 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.734     3.004    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     4.173 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.173    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.666ns  (logic 1.418ns (38.672%)  route 2.248ns (61.328%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.559     0.559    sdcard_init_i/clk_50
    SLICE_X10Y31         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  sdcard_init_i/ram_addr_r_reg[0]/Q
                         net (fo=9, routed)           0.266     0.988    sdcard_init_i/ram_address[0]
    SLICE_X13Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.033 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.178     1.211    sdcard_init_i/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.256 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.805     3.061    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     4.225 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.225    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.673ns  (logic 1.426ns (38.819%)  route 2.247ns (61.181%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.561     0.561    sdcard_init_i/clk_50
    SLICE_X10Y33         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  sdcard_init_i/ram_addr_r_reg[8]/Q
                         net (fo=12, routed)          0.226     0.950    sdcard_init_i/ram_address[8]
    SLICE_X11Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.995 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.052     1.047    sdcard_init_i/hex_segA_OBUF[3]_inst_i_5_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.092 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.969     3.062    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     4.233 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.233    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.689ns  (logic 1.472ns (39.904%)  route 2.217ns (60.096%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.562     0.562    sdcard_init_i/clk_50
    SLICE_X10Y34         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     0.726 f  sdcard_init_i/ram_addr_r_reg[12]/Q
                         net (fo=12, routed)          0.119     0.844    sdcard_init_i/ram_address[12]
    SLICE_X11Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.889 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.205     1.094    sdcard_init_i/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.141     1.280    sdcard_init_i/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.325 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.752     3.078    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     4.251 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.251    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.726ns  (logic 1.432ns (38.436%)  route 2.294ns (61.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.559     0.559    sdcard_init_i/clk_50
    SLICE_X10Y31         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  sdcard_init_i/ram_addr_r_reg[1]/Q
                         net (fo=9, routed)           0.139     0.861    sdcard_init_i/ram_address[1]
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.906 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.376     1.282    sdcard_init_i/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.327 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.780     3.107    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     4.285 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.285    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.739ns  (logic 1.434ns (38.343%)  route 2.305ns (61.657%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.559     0.559    sdcard_init_i/clk_50
    SLICE_X10Y31         FDRE                                         r  sdcard_init_i/ram_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     0.723 f  sdcard_init_i/ram_addr_r_reg[3]/Q
                         net (fo=9, routed)           0.208     0.931    sdcard_init_i/ram_address[3]
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.976 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.197     1.172    sdcard_init_i/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X11Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.217 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.901     3.118    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     4.297 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.297    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_data_manager_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_data_manager_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_data_manager_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     6.575    data_manager_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    data_manager_i/clk_wiz_0/inst/clkfbout_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  data_manager_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    data_manager_i/clk_wiz_0/inst/clkfbout_buf_data_manager_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_data_manager_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clkfbout_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    data_manager_i/clk_wiz_0/inst/clkfbout_buf_data_manager_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.316ns (20.890%)  route 4.985ns (79.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.985     6.302    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.316ns (20.890%)  route 4.985ns (79.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.985     6.302    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.316ns (20.890%)  route 4.985ns (79.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.985     6.302    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.316ns (20.890%)  route 4.985ns (79.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.985     6.302    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y30          FDRE                                         r  hex_seg_disA/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.316ns (21.359%)  route 4.847ns (78.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.847     6.164    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.316ns (21.359%)  route 4.847ns (78.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.847     6.164    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.316ns (21.359%)  route 4.847ns (78.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.847     6.164    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.316ns (21.359%)  route 4.847ns (78.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.847     6.164    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X9Y29          FDRE                                         r  hex_seg_disA/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.316ns (21.969%)  route 4.676ns (78.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.676     5.993    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.440     4.770    hex_seg_disA/Clk
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.316ns (21.969%)  route 4.676ns (78.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         4.676     5.993    hex_seg_disA/hex_segB_OBUF[0]
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.440     4.770    hex_seg_disA/Clk
    SLICE_X9Y31          FDRE                                         r  hex_seg_disA/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.394ns (40.042%)  route 0.589ns (59.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.589     0.983    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.975    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.394ns (40.042%)  route 0.589ns (59.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.589     0.983    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.975    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.394ns (40.042%)  route 0.589ns (59.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.589     0.983    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.975    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.394ns (40.042%)  route 0.589ns (59.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.589     0.983    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.975    hex_seg_disB/Clk
    SLICE_X63Y61         FDRE                                         r  hex_seg_disB/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.394ns (38.099%)  route 0.639ns (61.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.639     1.033    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.394ns (38.099%)  route 0.639ns (61.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.639     1.033    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.394ns (38.099%)  route 0.639ns (61.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.639     1.033    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.394ns (38.099%)  route 0.639ns (61.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.639     1.033    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.972    hex_seg_disB/Clk
    SLICE_X63Y63         FDRE                                         r  hex_seg_disB/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.394ns (35.539%)  route 0.714ns (64.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.714     1.107    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.394ns (35.539%)  route 0.714ns (64.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         0.714     1.107    hex_seg_disB/hex_segB_OBUF[0]
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.973    hex_seg_disB/Clk
    SLICE_X63Y62         FDRE                                         r  hex_seg_disB/counter_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_data_manager_clk_wiz_0_0

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.316ns (15.917%)  route 6.955ns (84.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.955     8.271    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.505     1.505    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.316ns (16.261%)  route 6.780ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.780     8.096    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.502     1.502    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.316ns (16.261%)  route 6.780ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.780     8.096    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.502     1.502    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.096ns  (logic 1.316ns (16.261%)  route 6.780ns (83.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         6.780     8.096    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.502     1.502    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y26          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d3_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.394ns (23.945%)  route 1.250ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.250     1.644    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X10Y40         FDSE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X10Y40         FDSE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.394ns (23.945%)  route 1.250ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.250     1.644    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.394ns (23.945%)  route 1.250ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.250     1.644    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.394ns (23.945%)  route 1.250ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.250     1.644    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.394ns (23.945%)  route 1.250ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.250     1.644    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X10Y40         FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.394ns (22.031%)  route 1.393ns (77.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.393     1.786    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834     0.834    sdcard_init_i/clk_50
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.394ns (22.031%)  route 1.393ns (77.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.393     1.786    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834     0.834    sdcard_init_i/clk_50
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.394ns (22.031%)  route 1.393ns (77.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.393     1.786    sdcard_init_i/hex_segB_OBUF[0]
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.834     0.834    sdcard_init_i/clk_50
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/busy_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.439ns (23.625%)  route 1.418ns (76.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.418     1.811    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X8Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  sdcard_init_i/m_sdcard/busy_o_i_1/O
                         net (fo=1, routed)           0.000     1.856    sdcard_init_i/m_sdcard/busy_o_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  sdcard_init_i/m_sdcard/busy_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.835     0.835    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y40          FDRE                                         r  sdcard_init_i/m_sdcard/busy_o_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/state_v_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.394ns (20.541%)  route 1.522ns (79.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=168, routed)         1.522     1.916    sdcard_init_i/m_sdcard/hex_segB_OBUF[0]
    SLICE_X7Y40          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.863     0.863    sdcard_init_i/m_sdcard/clk_50
    SLICE_X7Y40          FDRE                                         r  sdcard_init_i/m_sdcard/state_v_reg[1]/C





