<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Fri Mar 13 21:50:53 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">DCT_HLS_Project</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">894, 894, 895, 895, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_2d_fu_199">dct_2d, 759, 759, 759, 759, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
<column name="- WR_Loop_Row_WR_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 100</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">11, 8, 518, 366</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 50</column>
<column name="Register">-, -, 72, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">4, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dct_2d_fu_199">dct_2d, 11, 8, 518, 366</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">dct_2d_col_inbuf, 1, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">dct_2d_row_outbuf, 1, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_1_fu_343_p2">+, 0, 0, 4, 4, 1</column>
<column name="c_fu_247_p2">+, 0, 0, 4, 4, 1</column>
<column name="indvar_flatten_next1_fu_323_p2">+, 0, 0, 7, 7, 1</column>
<column name="indvar_flatten_next_fu_227_p2">+, 0, 0, 7, 7, 1</column>
<column name="p_addr1_fu_306_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_addr3_fu_392_p2">+, 0, 0, 8, 8, 8</column>
<column name="r_fu_253_p2">+, 0, 0, 4, 4, 1</column>
<column name="r_s_fu_349_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp_5_i_fu_281_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_9_i_fu_403_p2">+, 0, 0, 6, 6, 6</column>
<column name="c_i6_mid2_fu_335_p3">Select, 0, 0, 4, 1, 1</column>
<column name="c_i_mid2_fu_239_p3">Select, 0, 0, 4, 1, 1</column>
<column name="r_i2_mid2_fu_355_p3">Select, 0, 0, 4, 1, 4</column>
<column name="r_i_mid2_fu_259_p3">Select, 0, 0, 4, 1, 4</column>
<column name="exitcond_flatten1_fu_317_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="exitcond_flatten_fu_221_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="exitcond_i1_fu_329_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond_i_fu_233_p2">icmp, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="buf_2d_in_address0">6, 3, 6, 18</column>
<column name="buf_2d_out_address0">6, 3, 6, 18</column>
<column name="c_i6_reg_187">4, 2, 4, 8</column>
<column name="c_i_reg_153">4, 2, 4, 8</column>
<column name="indvar_flatten1_reg_164">7, 2, 7, 14</column>
<column name="indvar_flatten_reg_130">7, 2, 7, 14</column>
<column name="r_i2_phi_fu_179_p4">4, 2, 4, 8</column>
<column name="r_i2_reg_175">4, 2, 4, 8</column>
<column name="r_i_phi_fu_145_p4">4, 2, 4, 8</column>
<column name="r_i_reg_141">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it2">1, 1, 0</column>
<column name="ap_reg_ppstg_c_i_mid2_reg_427_pp0_it1">4, 4, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten1_reg_449_pp1_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten_reg_413_pp0_it1">1, 1, 0</column>
<column name="c_i6_mid2_reg_463">4, 4, 0</column>
<column name="c_i6_reg_187">4, 4, 0</column>
<column name="c_i_mid2_reg_427">4, 4, 0</column>
<column name="c_i_reg_153">4, 4, 0</column>
<column name="exitcond_flatten1_reg_449">1, 1, 0</column>
<column name="exitcond_flatten_reg_413">1, 1, 0</column>
<column name="exitcond_i1_reg_458">1, 1, 0</column>
<column name="exitcond_i_reg_422">1, 1, 0</column>
<column name="grp_dct_2d_fu_199_ap_start_ap_start_reg">1, 1, 0</column>
<column name="indvar_flatten1_reg_164">7, 7, 0</column>
<column name="indvar_flatten_reg_130">7, 7, 0</column>
<column name="r_i2_mid2_reg_474">4, 4, 0</column>
<column name="r_i2_reg_175">4, 4, 0</column>
<column name="r_i_mid2_reg_438">4, 4, 0</column>
<column name="r_i_reg_141">4, 4, 0</column>
<column name="tmp_9_i_reg_484">6, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
