
BMS_LV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008424  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08008530  08008530  00009530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085a4  080085a4  0000a17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080085a4  080085a4  0000a17c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080085a4  080085a4  0000a17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085a4  080085a4  000095a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085a8  080085a8  000095a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  080085ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012b8  2000017c  08008728  0000a17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001434  08008728  0000a434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001252e  00000000  00000000  0000a1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003334  00000000  00000000  0001c6d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  0001fa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c8e  00000000  00000000  00020aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a23a  00000000  00000000  0002172e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015624  00000000  00000000  0003b968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b5ed  00000000  00000000  00050f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc579  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004414  00000000  00000000  000dc5bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000e09d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08008518 	.word	0x08008518

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08008518 	.word	0x08008518

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fc3c 	bl	80009cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f84a 	bl	80001ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f93c 	bl	80003d4 <MX_GPIO_Init>
  MX_CAN_Init();
 800015c:	f000 f8a2 	bl	80002a4 <MX_CAN_Init>
  MX_I2C1_Init();
 8000160:	f000 f8d4 	bl	800030c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000164:	f000 f900 	bl	8000368 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000168:	f007 fd34 	bl	8007bd4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

	// Start precharge (PRECH = 1)
	HAL_GPIO_WritePin(CHARGE_GPIO_Port, CHARGE_Pin, GPIO_PIN_SET); // DISCHARGE on
 800016c:	2201      	movs	r2, #1
 800016e:	2104      	movs	r1, #4
 8000170:	481b      	ldr	r0, [pc, #108]	@ (80001e0 <main+0x94>)
 8000172:	f001 fa6b 	bl	800164c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PRECH_GPIO_Port, PRECH_Pin, GPIO_PIN_SET);
 8000176:	2201      	movs	r2, #1
 8000178:	2110      	movs	r1, #16
 800017a:	4819      	ldr	r0, [pc, #100]	@ (80001e0 <main+0x94>)
 800017c:	f001 fa66 	bl	800164c <HAL_GPIO_WritePin>

	HAL_Delay(3000);  // Wait 3 seconds
 8000180:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000184:	f000 fc84 	bl	8000a90 <HAL_Delay>

	//Stop precharge and enable discharge (PRECH = 0, DISCHARGE = 1)

	HAL_GPIO_WritePin(DISCHARGE_GPIO_Port, DISCHARGE_Pin, GPIO_PIN_SET); // DISCHARGE on
 8000188:	2201      	movs	r2, #1
 800018a:	2120      	movs	r1, #32
 800018c:	4814      	ldr	r0, [pc, #80]	@ (80001e0 <main+0x94>)
 800018e:	f001 fa5d 	bl	800164c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

        bms_state_machine();
 8000192:	f000 f9cb 	bl	800052c <bms_state_machine>

        // For testing: toggle flags every 3 seconds
        HAL_Delay(3000);
 8000196:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800019a:	f000 fc79 	bl	8000a90 <HAL_Delay>
        chg_allowed = !chg_allowed;
 800019e:	4b11      	ldr	r3, [pc, #68]	@ (80001e4 <main+0x98>)
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	bf14      	ite	ne
 80001a6:	2301      	movne	r3, #1
 80001a8:	2300      	moveq	r3, #0
 80001aa:	b2db      	uxtb	r3, r3
 80001ac:	f083 0301 	eor.w	r3, r3, #1
 80001b0:	b2db      	uxtb	r3, r3
 80001b2:	f003 0301 	and.w	r3, r3, #1
 80001b6:	b2da      	uxtb	r2, r3
 80001b8:	4b0a      	ldr	r3, [pc, #40]	@ (80001e4 <main+0x98>)
 80001ba:	701a      	strb	r2, [r3, #0]
        dis_allowed = !dis_allowed;
 80001bc:	4b0a      	ldr	r3, [pc, #40]	@ (80001e8 <main+0x9c>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	bf14      	ite	ne
 80001c4:	2301      	movne	r3, #1
 80001c6:	2300      	moveq	r3, #0
 80001c8:	b2db      	uxtb	r3, r3
 80001ca:	f083 0301 	eor.w	r3, r3, #1
 80001ce:	b2db      	uxtb	r3, r3
 80001d0:	f003 0301 	and.w	r3, r3, #1
 80001d4:	b2da      	uxtb	r2, r3
 80001d6:	4b04      	ldr	r3, [pc, #16]	@ (80001e8 <main+0x9c>)
 80001d8:	701a      	strb	r2, [r3, #0]
        bms_state_machine();
 80001da:	bf00      	nop
 80001dc:	e7d9      	b.n	8000192 <main+0x46>
 80001de:	bf00      	nop
 80001e0:	40010c00 	.word	0x40010c00
 80001e4:	2000026d 	.word	0x2000026d
 80001e8:	2000026e 	.word	0x2000026e

080001ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b094      	sub	sp, #80	@ 0x50
 80001f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001f6:	2228      	movs	r2, #40	@ 0x28
 80001f8:	2100      	movs	r1, #0
 80001fa:	4618      	mov	r0, r3
 80001fc:	f008 f960 	bl	80084c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000200:	f107 0314 	add.w	r3, r7, #20
 8000204:	2200      	movs	r2, #0
 8000206:	601a      	str	r2, [r3, #0]
 8000208:	605a      	str	r2, [r3, #4]
 800020a:	609a      	str	r2, [r3, #8]
 800020c:	60da      	str	r2, [r3, #12]
 800020e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]
 8000216:	605a      	str	r2, [r3, #4]
 8000218:	609a      	str	r2, [r3, #8]
 800021a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800021c:	2301      	movs	r3, #1
 800021e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800022a:	2301      	movs	r3, #1
 800022c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022e:	2302      	movs	r3, #2
 8000230:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000238:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800023c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000242:	4618      	mov	r0, r3
 8000244:	f003 f8be 	bl	80033c4 <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800024e:	f000 fa2f 	bl	80006b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000256:	2302      	movs	r3, #2
 8000258:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800025a:	2390      	movs	r3, #144	@ 0x90
 800025c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8000262:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000266:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000268:	f107 0314 	add.w	r3, r7, #20
 800026c:	2101      	movs	r1, #1
 800026e:	4618      	mov	r0, r3
 8000270:	f003 fb2a 	bl	80038c8 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800027a:	f000 fa19 	bl	80006b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800027e:	2310      	movs	r3, #16
 8000280:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000282:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000286:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	4618      	mov	r0, r3
 800028c:	f003 fc96 	bl	8003bbc <HAL_RCCEx_PeriphCLKConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000296:	f000 fa0b 	bl	80006b0 <Error_Handler>
  }
}
 800029a:	bf00      	nop
 800029c:	3750      	adds	r7, #80	@ 0x50
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80002a8:	4b16      	ldr	r3, [pc, #88]	@ (8000304 <MX_CAN_Init+0x60>)
 80002aa:	4a17      	ldr	r2, [pc, #92]	@ (8000308 <MX_CAN_Init+0x64>)
 80002ac:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80002ae:	4b15      	ldr	r3, [pc, #84]	@ (8000304 <MX_CAN_Init+0x60>)
 80002b0:	2210      	movs	r2, #16
 80002b2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80002b4:	4b13      	ldr	r3, [pc, #76]	@ (8000304 <MX_CAN_Init+0x60>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80002ba:	4b12      	ldr	r3, [pc, #72]	@ (8000304 <MX_CAN_Init+0x60>)
 80002bc:	2200      	movs	r2, #0
 80002be:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80002c0:	4b10      	ldr	r3, [pc, #64]	@ (8000304 <MX_CAN_Init+0x60>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80002c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <MX_CAN_Init+0x60>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80002cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000304 <MX_CAN_Init+0x60>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80002d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000304 <MX_CAN_Init+0x60>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80002d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000304 <MX_CAN_Init+0x60>)
 80002da:	2200      	movs	r2, #0
 80002dc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80002de:	4b09      	ldr	r3, [pc, #36]	@ (8000304 <MX_CAN_Init+0x60>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80002e4:	4b07      	ldr	r3, [pc, #28]	@ (8000304 <MX_CAN_Init+0x60>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80002ea:	4b06      	ldr	r3, [pc, #24]	@ (8000304 <MX_CAN_Init+0x60>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80002f0:	4804      	ldr	r0, [pc, #16]	@ (8000304 <MX_CAN_Init+0x60>)
 80002f2:	f000 fbf1 	bl	8000ad8 <HAL_CAN_Init>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 80002fc:	f000 f9d8 	bl	80006b0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	20000198 	.word	0x20000198
 8000308:	40006400 	.word	0x40006400

0800030c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000310:	4b12      	ldr	r3, [pc, #72]	@ (800035c <MX_I2C1_Init+0x50>)
 8000312:	4a13      	ldr	r2, [pc, #76]	@ (8000360 <MX_I2C1_Init+0x54>)
 8000314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000316:	4b11      	ldr	r3, [pc, #68]	@ (800035c <MX_I2C1_Init+0x50>)
 8000318:	4a12      	ldr	r2, [pc, #72]	@ (8000364 <MX_I2C1_Init+0x58>)
 800031a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800031c:	4b0f      	ldr	r3, [pc, #60]	@ (800035c <MX_I2C1_Init+0x50>)
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000322:	4b0e      	ldr	r3, [pc, #56]	@ (800035c <MX_I2C1_Init+0x50>)
 8000324:	2200      	movs	r2, #0
 8000326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000328:	4b0c      	ldr	r3, [pc, #48]	@ (800035c <MX_I2C1_Init+0x50>)
 800032a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800032e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000330:	4b0a      	ldr	r3, [pc, #40]	@ (800035c <MX_I2C1_Init+0x50>)
 8000332:	2200      	movs	r2, #0
 8000334:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000336:	4b09      	ldr	r3, [pc, #36]	@ (800035c <MX_I2C1_Init+0x50>)
 8000338:	2200      	movs	r2, #0
 800033a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800033c:	4b07      	ldr	r3, [pc, #28]	@ (800035c <MX_I2C1_Init+0x50>)
 800033e:	2200      	movs	r2, #0
 8000340:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000342:	4b06      	ldr	r3, [pc, #24]	@ (800035c <MX_I2C1_Init+0x50>)
 8000344:	2200      	movs	r2, #0
 8000346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000348:	4804      	ldr	r0, [pc, #16]	@ (800035c <MX_I2C1_Init+0x50>)
 800034a:	f001 f997 	bl	800167c <HAL_I2C_Init>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000354:	f000 f9ac 	bl	80006b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000358:	bf00      	nop
 800035a:	bd80      	pop	{r7, pc}
 800035c:	200001c0 	.word	0x200001c0
 8000360:	40005400 	.word	0x40005400
 8000364:	000186a0 	.word	0x000186a0

08000368 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800036c:	4b17      	ldr	r3, [pc, #92]	@ (80003cc <MX_SPI1_Init+0x64>)
 800036e:	4a18      	ldr	r2, [pc, #96]	@ (80003d0 <MX_SPI1_Init+0x68>)
 8000370:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000372:	4b16      	ldr	r3, [pc, #88]	@ (80003cc <MX_SPI1_Init+0x64>)
 8000374:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000378:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800037a:	4b14      	ldr	r3, [pc, #80]	@ (80003cc <MX_SPI1_Init+0x64>)
 800037c:	2200      	movs	r2, #0
 800037e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000380:	4b12      	ldr	r3, [pc, #72]	@ (80003cc <MX_SPI1_Init+0x64>)
 8000382:	2200      	movs	r2, #0
 8000384:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000386:	4b11      	ldr	r3, [pc, #68]	@ (80003cc <MX_SPI1_Init+0x64>)
 8000388:	2200      	movs	r2, #0
 800038a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800038c:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <MX_SPI1_Init+0x64>)
 800038e:	2200      	movs	r2, #0
 8000390:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000392:	4b0e      	ldr	r3, [pc, #56]	@ (80003cc <MX_SPI1_Init+0x64>)
 8000394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000398:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800039a:	4b0c      	ldr	r3, [pc, #48]	@ (80003cc <MX_SPI1_Init+0x64>)
 800039c:	2220      	movs	r2, #32
 800039e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003a0:	4b0a      	ldr	r3, [pc, #40]	@ (80003cc <MX_SPI1_Init+0x64>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <MX_SPI1_Init+0x64>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003ac:	4b07      	ldr	r3, [pc, #28]	@ (80003cc <MX_SPI1_Init+0x64>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80003b2:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <MX_SPI1_Init+0x64>)
 80003b4:	220a      	movs	r2, #10
 80003b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003b8:	4804      	ldr	r0, [pc, #16]	@ (80003cc <MX_SPI1_Init+0x64>)
 80003ba:	f003 fcb5 	bl	8003d28 <HAL_SPI_Init>
 80003be:	4603      	mov	r3, r0
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d001      	beq.n	80003c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80003c4:	f000 f974 	bl	80006b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	20000214 	.word	0x20000214
 80003d0:	40013000 	.word	0x40013000

080003d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b088      	sub	sp, #32
 80003d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003da:	f107 0310 	add.w	r3, r7, #16
 80003de:	2200      	movs	r2, #0
 80003e0:	601a      	str	r2, [r3, #0]
 80003e2:	605a      	str	r2, [r3, #4]
 80003e4:	609a      	str	r2, [r3, #8]
 80003e6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e8:	4b27      	ldr	r3, [pc, #156]	@ (8000488 <MX_GPIO_Init+0xb4>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a26      	ldr	r2, [pc, #152]	@ (8000488 <MX_GPIO_Init+0xb4>)
 80003ee:	f043 0320 	orr.w	r3, r3, #32
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b24      	ldr	r3, [pc, #144]	@ (8000488 <MX_GPIO_Init+0xb4>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0320 	and.w	r3, r3, #32
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000400:	4b21      	ldr	r3, [pc, #132]	@ (8000488 <MX_GPIO_Init+0xb4>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	4a20      	ldr	r2, [pc, #128]	@ (8000488 <MX_GPIO_Init+0xb4>)
 8000406:	f043 0304 	orr.w	r3, r3, #4
 800040a:	6193      	str	r3, [r2, #24]
 800040c:	4b1e      	ldr	r3, [pc, #120]	@ (8000488 <MX_GPIO_Init+0xb4>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0304 	and.w	r3, r3, #4
 8000414:	60bb      	str	r3, [r7, #8]
 8000416:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000418:	4b1b      	ldr	r3, [pc, #108]	@ (8000488 <MX_GPIO_Init+0xb4>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	4a1a      	ldr	r2, [pc, #104]	@ (8000488 <MX_GPIO_Init+0xb4>)
 800041e:	f043 0308 	orr.w	r3, r3, #8
 8000422:	6193      	str	r3, [r2, #24]
 8000424:	4b18      	ldr	r3, [pc, #96]	@ (8000488 <MX_GPIO_Init+0xb4>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	f003 0308 	and.w	r3, r3, #8
 800042c:	607b      	str	r3, [r7, #4]
 800042e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	f44f 61a2 	mov.w	r1, #1296	@ 0x510
 8000436:	4815      	ldr	r0, [pc, #84]	@ (800048c <MX_GPIO_Init+0xb8>)
 8000438:	f001 f908 	bl	800164c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CHARGE_Pin|PRECH_Pin|DISCHARGE_Pin, GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	2134      	movs	r1, #52	@ 0x34
 8000440:	4813      	ldr	r0, [pc, #76]	@ (8000490 <MX_GPIO_Init+0xbc>)
 8000442:	f001 f903 	bl	800164c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin PA8 PA10 */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|GPIO_PIN_8|GPIO_PIN_10;
 8000446:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 800044a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044c:	2301      	movs	r3, #1
 800044e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000450:	2300      	movs	r3, #0
 8000452:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000454:	2302      	movs	r3, #2
 8000456:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000458:	f107 0310 	add.w	r3, r7, #16
 800045c:	4619      	mov	r1, r3
 800045e:	480b      	ldr	r0, [pc, #44]	@ (800048c <MX_GPIO_Init+0xb8>)
 8000460:	f000 ff70 	bl	8001344 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHARGE_Pin PRECH_Pin DISCHARGE_Pin */
  GPIO_InitStruct.Pin = CHARGE_Pin|PRECH_Pin|DISCHARGE_Pin;
 8000464:	2334      	movs	r3, #52	@ 0x34
 8000466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000468:	2301      	movs	r3, #1
 800046a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	2302      	movs	r3, #2
 8000472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000474:	f107 0310 	add.w	r3, r7, #16
 8000478:	4619      	mov	r1, r3
 800047a:	4805      	ldr	r0, [pc, #20]	@ (8000490 <MX_GPIO_Init+0xbc>)
 800047c:	f000 ff62 	bl	8001344 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000480:	bf00      	nop
 8000482:	3720      	adds	r7, #32
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	40021000 	.word	0x40021000
 800048c:	40010800 	.word	0x40010800
 8000490:	40010c00 	.word	0x40010c00

08000494 <bms_chg_switch>:

/* USER CODE BEGIN 4 */

void bms_chg_switch(bool enable) {
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	4603      	mov	r3, r0
 800049c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(CHG_GPIO_Port, CHG_Pin,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET); // lógica invertida
 800049e:	79fb      	ldrb	r3, [r7, #7]
 80004a0:	f083 0301 	eor.w	r3, r3, #1
 80004a4:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(CHG_GPIO_Port, CHG_Pin,
 80004a6:	461a      	mov	r2, r3
 80004a8:	2104      	movs	r1, #4
 80004aa:	4803      	ldr	r0, [pc, #12]	@ (80004b8 <bms_chg_switch+0x24>)
 80004ac:	f001 f8ce 	bl	800164c <HAL_GPIO_WritePin>
}
 80004b0:	bf00      	nop
 80004b2:	3708      	adds	r7, #8
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40010c00 	.word	0x40010c00

080004bc <bms_dis_switch>:

void bms_dis_switch(bool enable) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DIS_GPIO_Port, DIS_Pin,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET); // lógica invertida
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	f083 0301 	eor.w	r3, r3, #1
 80004cc:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(DIS_GPIO_Port, DIS_Pin,
 80004ce:	461a      	mov	r2, r3
 80004d0:	2120      	movs	r1, #32
 80004d2:	4803      	ldr	r0, [pc, #12]	@ (80004e0 <bms_dis_switch+0x24>)
 80004d4:	f001 f8ba 	bl	800164c <HAL_GPIO_WritePin>
}
 80004d8:	bf00      	nop
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	40010c00 	.word	0x40010c00

080004e4 <led_green>:

void led_green(bool on) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	461a      	mov	r2, r3
 80004f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004f6:	4803      	ldr	r0, [pc, #12]	@ (8000504 <led_green+0x20>)
 80004f8:	f001 f8a8 	bl	800164c <HAL_GPIO_WritePin>
}
 80004fc:	bf00      	nop
 80004fe:	3708      	adds	r7, #8
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	40010800 	.word	0x40010800

08000508 <led_red>:

void led_red(bool on) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	461a      	mov	r2, r3
 8000516:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800051a:	4803      	ldr	r0, [pc, #12]	@ (8000528 <led_red+0x20>)
 800051c:	f001 f896 	bl	800164c <HAL_GPIO_WritePin>
}
 8000520:	bf00      	nop
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	40010800 	.word	0x40010800

0800052c <bms_state_machine>:


void bms_state_machine(void) {
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
    switch (state) {
 8000530:	4b45      	ldr	r3, [pc, #276]	@ (8000648 <bms_state_machine+0x11c>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b03      	cmp	r3, #3
 8000536:	f200 8082 	bhi.w	800063e <bms_state_machine+0x112>
 800053a:	a201      	add	r2, pc, #4	@ (adr r2, 8000540 <bms_state_machine+0x14>)
 800053c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000540:	08000551 	.word	0x08000551
 8000544:	08000589 	.word	0x08000589
 8000548:	080005c1 	.word	0x080005c1
 800054c:	080005f9 	.word	0x080005f9
        case BMS_STATE_OFF:
            if (dis_allowed) {
 8000550:	4b3e      	ldr	r3, [pc, #248]	@ (800064c <bms_state_machine+0x120>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d009      	beq.n	800056c <bms_state_machine+0x40>
                bms_dis_switch(true);
 8000558:	2001      	movs	r0, #1
 800055a:	f7ff ffaf 	bl	80004bc <bms_dis_switch>
                bms_chg_switch(false);
 800055e:	2000      	movs	r0, #0
 8000560:	f7ff ff98 	bl	8000494 <bms_chg_switch>
                state = BMS_STATE_DIS;
 8000564:	4b38      	ldr	r3, [pc, #224]	@ (8000648 <bms_state_machine+0x11c>)
 8000566:	2202      	movs	r2, #2
 8000568:	701a      	strb	r2, [r3, #0]
            } else if (chg_allowed) {
                bms_chg_switch(true);
                bms_dis_switch(false);
                state = BMS_STATE_CHG;
            }
            break;
 800056a:	e061      	b.n	8000630 <bms_state_machine+0x104>
            } else if (chg_allowed) {
 800056c:	4b38      	ldr	r3, [pc, #224]	@ (8000650 <bms_state_machine+0x124>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d05d      	beq.n	8000630 <bms_state_machine+0x104>
                bms_chg_switch(true);
 8000574:	2001      	movs	r0, #1
 8000576:	f7ff ff8d 	bl	8000494 <bms_chg_switch>
                bms_dis_switch(false);
 800057a:	2000      	movs	r0, #0
 800057c:	f7ff ff9e 	bl	80004bc <bms_dis_switch>
                state = BMS_STATE_CHG;
 8000580:	4b31      	ldr	r3, [pc, #196]	@ (8000648 <bms_state_machine+0x11c>)
 8000582:	2201      	movs	r2, #1
 8000584:	701a      	strb	r2, [r3, #0]
            break;
 8000586:	e053      	b.n	8000630 <bms_state_machine+0x104>

        case BMS_STATE_CHG:
            if (!chg_allowed) {
 8000588:	4b31      	ldr	r3, [pc, #196]	@ (8000650 <bms_state_machine+0x124>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	f083 0301 	eor.w	r3, r3, #1
 8000590:	b2db      	uxtb	r3, r3
 8000592:	2b00      	cmp	r3, #0
 8000594:	d009      	beq.n	80005aa <bms_state_machine+0x7e>
                bms_chg_switch(false);
 8000596:	2000      	movs	r0, #0
 8000598:	f7ff ff7c 	bl	8000494 <bms_chg_switch>
                bms_dis_switch(false);
 800059c:	2000      	movs	r0, #0
 800059e:	f7ff ff8d 	bl	80004bc <bms_dis_switch>
                state = BMS_STATE_OFF;
 80005a2:	4b29      	ldr	r3, [pc, #164]	@ (8000648 <bms_state_machine+0x11c>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]
                } else if (pack_current < 0.1f) {
                    bms_dis_switch(false);
                }
            }
#endif
            break;
 80005a8:	e044      	b.n	8000634 <bms_state_machine+0x108>
            } else if (dis_allowed) {
 80005aa:	4b28      	ldr	r3, [pc, #160]	@ (800064c <bms_state_machine+0x120>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d040      	beq.n	8000634 <bms_state_machine+0x108>
                bms_dis_switch(true);
 80005b2:	2001      	movs	r0, #1
 80005b4:	f7ff ff82 	bl	80004bc <bms_dis_switch>
                state = BMS_STATE_NORMAL;
 80005b8:	4b23      	ldr	r3, [pc, #140]	@ (8000648 <bms_state_machine+0x11c>)
 80005ba:	2203      	movs	r2, #3
 80005bc:	701a      	strb	r2, [r3, #0]
            break;
 80005be:	e039      	b.n	8000634 <bms_state_machine+0x108>

        case BMS_STATE_DIS:
            if (!dis_allowed) {
 80005c0:	4b22      	ldr	r3, [pc, #136]	@ (800064c <bms_state_machine+0x120>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	f083 0301 	eor.w	r3, r3, #1
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d009      	beq.n	80005e2 <bms_state_machine+0xb6>
                bms_dis_switch(false);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f7ff ff74 	bl	80004bc <bms_dis_switch>
                bms_chg_switch(false);
 80005d4:	2000      	movs	r0, #0
 80005d6:	f7ff ff5d 	bl	8000494 <bms_chg_switch>
                state = BMS_STATE_OFF;
 80005da:	4b1b      	ldr	r3, [pc, #108]	@ (8000648 <bms_state_machine+0x11c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]
                } else if (pack_current > -0.1f) {
                    bms_chg_switch(false);
                }
            }
#endif
            break;
 80005e0:	e02a      	b.n	8000638 <bms_state_machine+0x10c>
            } else if (chg_allowed) {
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <bms_state_machine+0x124>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d026      	beq.n	8000638 <bms_state_machine+0x10c>
                bms_chg_switch(true);
 80005ea:	2001      	movs	r0, #1
 80005ec:	f7ff ff52 	bl	8000494 <bms_chg_switch>
                state = BMS_STATE_NORMAL;
 80005f0:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <bms_state_machine+0x11c>)
 80005f2:	2203      	movs	r2, #3
 80005f4:	701a      	strb	r2, [r3, #0]
            break;
 80005f6:	e01f      	b.n	8000638 <bms_state_machine+0x10c>

        case BMS_STATE_NORMAL:
            if (!dis_allowed) {
 80005f8:	4b14      	ldr	r3, [pc, #80]	@ (800064c <bms_state_machine+0x120>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	f083 0301 	eor.w	r3, r3, #1
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b00      	cmp	r3, #0
 8000604:	d006      	beq.n	8000614 <bms_state_machine+0xe8>
                bms_dis_switch(false);
 8000606:	2000      	movs	r0, #0
 8000608:	f7ff ff58 	bl	80004bc <bms_dis_switch>
                state = BMS_STATE_CHG;
 800060c:	4b0e      	ldr	r3, [pc, #56]	@ (8000648 <bms_state_machine+0x11c>)
 800060e:	2201      	movs	r2, #1
 8000610:	701a      	strb	r2, [r3, #0]
            } else if (!chg_allowed) {
                bms_chg_switch(false);
                state = BMS_STATE_DIS;
            }
            break;
 8000612:	e013      	b.n	800063c <bms_state_machine+0x110>
            } else if (!chg_allowed) {
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <bms_state_machine+0x124>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f083 0301 	eor.w	r3, r3, #1
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d00c      	beq.n	800063c <bms_state_machine+0x110>
                bms_chg_switch(false);
 8000622:	2000      	movs	r0, #0
 8000624:	f7ff ff36 	bl	8000494 <bms_chg_switch>
                state = BMS_STATE_DIS;
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <bms_state_machine+0x11c>)
 800062a:	2202      	movs	r2, #2
 800062c:	701a      	strb	r2, [r3, #0]
            break;
 800062e:	e005      	b.n	800063c <bms_state_machine+0x110>
            break;
 8000630:	bf00      	nop
 8000632:	e004      	b.n	800063e <bms_state_machine+0x112>
            break;
 8000634:	bf00      	nop
 8000636:	e002      	b.n	800063e <bms_state_machine+0x112>
            break;
 8000638:	bf00      	nop
 800063a:	e000      	b.n	800063e <bms_state_machine+0x112>
            break;
 800063c:	bf00      	nop
    }

    update_leds();
 800063e:	f000 f809 	bl	8000654 <update_leds>
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	2000026c 	.word	0x2000026c
 800064c:	2000026e 	.word	0x2000026e
 8000650:	2000026d 	.word	0x2000026d

08000654 <update_leds>:


void update_leds(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    switch (state) {
 8000658:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <update_leds+0x58>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	2b03      	cmp	r3, #3
 800065e:	d014      	beq.n	800068a <update_leds+0x36>
 8000660:	2b03      	cmp	r3, #3
 8000662:	dc19      	bgt.n	8000698 <update_leds+0x44>
 8000664:	2b01      	cmp	r3, #1
 8000666:	d002      	beq.n	800066e <update_leds+0x1a>
 8000668:	2b02      	cmp	r3, #2
 800066a:	d007      	beq.n	800067c <update_leds+0x28>
 800066c:	e014      	b.n	8000698 <update_leds+0x44>
        case BMS_STATE_CHG:
            led_green(true);
 800066e:	2001      	movs	r0, #1
 8000670:	f7ff ff38 	bl	80004e4 <led_green>
            led_red(false);
 8000674:	2000      	movs	r0, #0
 8000676:	f7ff ff47 	bl	8000508 <led_red>
            break;
 800067a:	e014      	b.n	80006a6 <update_leds+0x52>
        case BMS_STATE_DIS:
            led_green(false);
 800067c:	2000      	movs	r0, #0
 800067e:	f7ff ff31 	bl	80004e4 <led_green>
            led_red(true);
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff ff40 	bl	8000508 <led_red>
            break;
 8000688:	e00d      	b.n	80006a6 <update_leds+0x52>
        case BMS_STATE_NORMAL:
            led_green(false);
 800068a:	2000      	movs	r0, #0
 800068c:	f7ff ff2a 	bl	80004e4 <led_green>
            led_red(false);
 8000690:	2000      	movs	r0, #0
 8000692:	f7ff ff39 	bl	8000508 <led_red>
            break;
 8000696:	e006      	b.n	80006a6 <update_leds+0x52>
        default:
            led_green(false);
 8000698:	2000      	movs	r0, #0
 800069a:	f7ff ff23 	bl	80004e4 <led_green>
            led_red(false);
 800069e:	2000      	movs	r0, #0
 80006a0:	f7ff ff32 	bl	8000508 <led_red>
            break;
 80006a4:	bf00      	nop
    }
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	2000026c 	.word	0x2000026c

080006b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b4:	b672      	cpsid	i
}
 80006b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <Error_Handler+0x8>

080006bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006c2:	4b15      	ldr	r3, [pc, #84]	@ (8000718 <HAL_MspInit+0x5c>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a14      	ldr	r2, [pc, #80]	@ (8000718 <HAL_MspInit+0x5c>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <HAL_MspInit+0x5c>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <HAL_MspInit+0x5c>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <HAL_MspInit+0x5c>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <HAL_MspInit+0x5c>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006f2:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <HAL_MspInit+0x60>)
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	4a04      	ldr	r2, [pc, #16]	@ (800071c <HAL_MspInit+0x60>)
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800070e:	bf00      	nop
 8000710:	3714      	adds	r7, #20
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr
 8000718:	40021000 	.word	0x40021000
 800071c:	40010000 	.word	0x40010000

08000720 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b08a      	sub	sp, #40	@ 0x28
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a29      	ldr	r2, [pc, #164]	@ (80007e0 <HAL_CAN_MspInit+0xc0>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d14b      	bne.n	80007d8 <HAL_CAN_MspInit+0xb8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000740:	4b28      	ldr	r3, [pc, #160]	@ (80007e4 <HAL_CAN_MspInit+0xc4>)
 8000742:	69db      	ldr	r3, [r3, #28]
 8000744:	4a27      	ldr	r2, [pc, #156]	@ (80007e4 <HAL_CAN_MspInit+0xc4>)
 8000746:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800074a:	61d3      	str	r3, [r2, #28]
 800074c:	4b25      	ldr	r3, [pc, #148]	@ (80007e4 <HAL_CAN_MspInit+0xc4>)
 800074e:	69db      	ldr	r3, [r3, #28]
 8000750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000758:	4b22      	ldr	r3, [pc, #136]	@ (80007e4 <HAL_CAN_MspInit+0xc4>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	4a21      	ldr	r2, [pc, #132]	@ (80007e4 <HAL_CAN_MspInit+0xc4>)
 800075e:	f043 0308 	orr.w	r3, r3, #8
 8000762:	6193      	str	r3, [r2, #24]
 8000764:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <HAL_CAN_MspInit+0xc4>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f003 0308 	and.w	r3, r3, #8
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000770:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000774:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077a:	2300      	movs	r3, #0
 800077c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	4619      	mov	r1, r3
 8000784:	4818      	ldr	r0, [pc, #96]	@ (80007e8 <HAL_CAN_MspInit+0xc8>)
 8000786:	f000 fddd 	bl	8001344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800078a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800078e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
 8000792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000794:	2303      	movs	r3, #3
 8000796:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000798:	f107 0314 	add.w	r3, r7, #20
 800079c:	4619      	mov	r1, r3
 800079e:	4812      	ldr	r0, [pc, #72]	@ (80007e8 <HAL_CAN_MspInit+0xc8>)
 80007a0:	f000 fdd0 	bl	8001344 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80007a4:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_CAN_MspInit+0xcc>)
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80007aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ac:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80007b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007b4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80007b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80007ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <HAL_CAN_MspInit+0xcc>)
 80007c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007c6:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	2014      	movs	r0, #20
 80007ce:	f000 fd82 	bl	80012d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80007d2:	2014      	movs	r0, #20
 80007d4:	f000 fd9b 	bl	800130e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	@ 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40006400 	.word	0x40006400
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40010c00 	.word	0x40010c00
 80007ec:	40010000 	.word	0x40010000

080007f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b088      	sub	sp, #32
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f8:	f107 0310 	add.w	r3, r7, #16
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a15      	ldr	r2, [pc, #84]	@ (8000860 <HAL_I2C_MspInit+0x70>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d123      	bne.n	8000858 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000810:	4b14      	ldr	r3, [pc, #80]	@ (8000864 <HAL_I2C_MspInit+0x74>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	4a13      	ldr	r2, [pc, #76]	@ (8000864 <HAL_I2C_MspInit+0x74>)
 8000816:	f043 0308 	orr.w	r3, r3, #8
 800081a:	6193      	str	r3, [r2, #24]
 800081c:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <HAL_I2C_MspInit+0x74>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	f003 0308 	and.w	r3, r3, #8
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000828:	23c0      	movs	r3, #192	@ 0xc0
 800082a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800082c:	2312      	movs	r3, #18
 800082e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000830:	2303      	movs	r3, #3
 8000832:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000834:	f107 0310 	add.w	r3, r7, #16
 8000838:	4619      	mov	r1, r3
 800083a:	480b      	ldr	r0, [pc, #44]	@ (8000868 <HAL_I2C_MspInit+0x78>)
 800083c:	f000 fd82 	bl	8001344 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000840:	4b08      	ldr	r3, [pc, #32]	@ (8000864 <HAL_I2C_MspInit+0x74>)
 8000842:	69db      	ldr	r3, [r3, #28]
 8000844:	4a07      	ldr	r2, [pc, #28]	@ (8000864 <HAL_I2C_MspInit+0x74>)
 8000846:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800084a:	61d3      	str	r3, [r2, #28]
 800084c:	4b05      	ldr	r3, [pc, #20]	@ (8000864 <HAL_I2C_MspInit+0x74>)
 800084e:	69db      	ldr	r3, [r3, #28]
 8000850:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000858:	bf00      	nop
 800085a:	3720      	adds	r7, #32
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40005400 	.word	0x40005400
 8000864:	40021000 	.word	0x40021000
 8000868:	40010c00 	.word	0x40010c00

0800086c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000874:	f107 0310 	add.w	r3, r7, #16
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a1b      	ldr	r2, [pc, #108]	@ (80008f4 <HAL_SPI_MspInit+0x88>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d12f      	bne.n	80008ec <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800088c:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <HAL_SPI_MspInit+0x8c>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a19      	ldr	r2, [pc, #100]	@ (80008f8 <HAL_SPI_MspInit+0x8c>)
 8000892:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b17      	ldr	r3, [pc, #92]	@ (80008f8 <HAL_SPI_MspInit+0x8c>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <HAL_SPI_MspInit+0x8c>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	4a13      	ldr	r2, [pc, #76]	@ (80008f8 <HAL_SPI_MspInit+0x8c>)
 80008aa:	f043 0304 	orr.w	r3, r3, #4
 80008ae:	6193      	str	r3, [r2, #24]
 80008b0:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <HAL_SPI_MspInit+0x8c>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	f003 0304 	and.w	r3, r3, #4
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80008bc:	23a0      	movs	r3, #160	@ 0xa0
 80008be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c0:	2302      	movs	r3, #2
 80008c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008c4:	2303      	movs	r3, #3
 80008c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	f107 0310 	add.w	r3, r7, #16
 80008cc:	4619      	mov	r1, r3
 80008ce:	480b      	ldr	r0, [pc, #44]	@ (80008fc <HAL_SPI_MspInit+0x90>)
 80008d0:	f000 fd38 	bl	8001344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008d4:	2340      	movs	r3, #64	@ 0x40
 80008d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e0:	f107 0310 	add.w	r3, r7, #16
 80008e4:	4619      	mov	r1, r3
 80008e6:	4805      	ldr	r0, [pc, #20]	@ (80008fc <HAL_SPI_MspInit+0x90>)
 80008e8:	f000 fd2c 	bl	8001344 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80008ec:	bf00      	nop
 80008ee:	3720      	adds	r7, #32
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40013000 	.word	0x40013000
 80008f8:	40021000 	.word	0x40021000
 80008fc:	40010800 	.word	0x40010800

08000900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <NMI_Handler+0x4>

08000908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <HardFault_Handler+0x4>

08000910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <MemManage_Handler+0x4>

08000918 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <BusFault_Handler+0x4>

08000920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <UsageFault_Handler+0x4>

08000928 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	bc80      	pop	{r7}
 8000932:	4770      	bx	lr

08000934 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr

08000940 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr

0800094c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000950:	f000 f882 	bl	8000a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}

08000958 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800095c:	4803      	ldr	r0, [pc, #12]	@ (800096c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800095e:	f000 f9b6 	bl	8000cce <HAL_CAN_IRQHandler>
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000962:	4803      	ldr	r0, [pc, #12]	@ (8000970 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8000964:	f001 f8ea 	bl	8001b3c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20000198 	.word	0x20000198
 8000970:	20000f3c 	.word	0x20000f3c

08000974 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000980:	f7ff fff8 	bl	8000974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000984:	480b      	ldr	r0, [pc, #44]	@ (80009b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000986:	490c      	ldr	r1, [pc, #48]	@ (80009b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000988:	4a0c      	ldr	r2, [pc, #48]	@ (80009bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800098a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800098c:	e002      	b.n	8000994 <LoopCopyDataInit>

0800098e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800098e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000992:	3304      	adds	r3, #4

08000994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000998:	d3f9      	bcc.n	800098e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800099a:	4a09      	ldr	r2, [pc, #36]	@ (80009c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800099c:	4c09      	ldr	r4, [pc, #36]	@ (80009c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800099e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a0:	e001      	b.n	80009a6 <LoopFillZerobss>

080009a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a4:	3204      	adds	r2, #4

080009a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a8:	d3fb      	bcc.n	80009a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009aa:	f007 fd91 	bl	80084d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ae:	f7ff fbcd 	bl	800014c <main>
  bx lr
 80009b2:	4770      	bx	lr
  ldr r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b8:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 80009bc:	080085ac 	.word	0x080085ac
  ldr r2, =_sbss
 80009c0:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 80009c4:	20001434 	.word	0x20001434

080009c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC1_2_IRQHandler>
	...

080009cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d0:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <HAL_Init+0x28>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a07      	ldr	r2, [pc, #28]	@ (80009f4 <HAL_Init+0x28>)
 80009d6:	f043 0310 	orr.w	r3, r3, #16
 80009da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009dc:	2003      	movs	r0, #3
 80009de:	f000 fc6f 	bl	80012c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009e2:	200f      	movs	r0, #15
 80009e4:	f000 f808 	bl	80009f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009e8:	f7ff fe68 	bl	80006bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40022000 	.word	0x40022000

080009f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a00:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <HAL_InitTick+0x54>)
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <HAL_InitTick+0x58>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	4618      	mov	r0, r3
 8000a18:	f000 fc87 	bl	800132a <HAL_SYSTICK_Config>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00e      	b.n	8000a44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2b0f      	cmp	r3, #15
 8000a2a:	d80a      	bhi.n	8000a42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	6879      	ldr	r1, [r7, #4]
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	f000 fc4f 	bl	80012d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a38:	4a06      	ldr	r2, [pc, #24]	@ (8000a54 <HAL_InitTick+0x5c>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	e000      	b.n	8000a44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000000 	.word	0x20000000
 8000a50:	20000008 	.word	0x20000008
 8000a54:	20000004 	.word	0x20000004

08000a58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a5c:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <HAL_IncTick+0x1c>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b05      	ldr	r3, [pc, #20]	@ (8000a78 <HAL_IncTick+0x20>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	4a03      	ldr	r2, [pc, #12]	@ (8000a78 <HAL_IncTick+0x20>)
 8000a6a:	6013      	str	r3, [r2, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	20000008 	.word	0x20000008
 8000a78:	20000270 	.word	0x20000270

08000a7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a80:	4b02      	ldr	r3, [pc, #8]	@ (8000a8c <HAL_GetTick+0x10>)
 8000a82:	681b      	ldr	r3, [r3, #0]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr
 8000a8c:	20000270 	.word	0x20000270

08000a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a98:	f7ff fff0 	bl	8000a7c <HAL_GetTick>
 8000a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa8:	d005      	beq.n	8000ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <HAL_Delay+0x44>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ab6:	bf00      	nop
 8000ab8:	f7ff ffe0 	bl	8000a7c <HAL_GetTick>
 8000abc:	4602      	mov	r2, r0
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d8f7      	bhi.n	8000ab8 <HAL_Delay+0x28>
  {
  }
}
 8000ac8:	bf00      	nop
 8000aca:	bf00      	nop
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	20000008 	.word	0x20000008

08000ad8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d101      	bne.n	8000aea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e0ed      	b.n	8000cc6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d102      	bne.n	8000afc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff fe12 	bl	8000720 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f042 0201 	orr.w	r2, r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b0c:	f7ff ffb6 	bl	8000a7c <HAL_GetTick>
 8000b10:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b12:	e012      	b.n	8000b3a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b14:	f7ff ffb2 	bl	8000a7c <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	2b0a      	cmp	r3, #10
 8000b20:	d90b      	bls.n	8000b3a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2205      	movs	r2, #5
 8000b32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e0c5      	b.n	8000cc6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0e5      	beq.n	8000b14 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f022 0202 	bic.w	r2, r2, #2
 8000b56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b58:	f7ff ff90 	bl	8000a7c <HAL_GetTick>
 8000b5c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b5e:	e012      	b.n	8000b86 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b60:	f7ff ff8c 	bl	8000a7c <HAL_GetTick>
 8000b64:	4602      	mov	r2, r0
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	1ad3      	subs	r3, r2, r3
 8000b6a:	2b0a      	cmp	r3, #10
 8000b6c:	d90b      	bls.n	8000b86 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2205      	movs	r2, #5
 8000b7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	e09f      	b.n	8000cc6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f003 0302 	and.w	r3, r3, #2
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d1e5      	bne.n	8000b60 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	7e1b      	ldrb	r3, [r3, #24]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d108      	bne.n	8000bae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	e007      	b.n	8000bbe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000bbc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	7e5b      	ldrb	r3, [r3, #25]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d108      	bne.n	8000bd8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	e007      	b.n	8000be8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000be6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	7e9b      	ldrb	r3, [r3, #26]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d108      	bne.n	8000c02 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f042 0220 	orr.w	r2, r2, #32
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	e007      	b.n	8000c12 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f022 0220 	bic.w	r2, r2, #32
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	7edb      	ldrb	r3, [r3, #27]
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d108      	bne.n	8000c2c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f022 0210 	bic.w	r2, r2, #16
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	e007      	b.n	8000c3c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f042 0210 	orr.w	r2, r2, #16
 8000c3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	7f1b      	ldrb	r3, [r3, #28]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d108      	bne.n	8000c56 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f042 0208 	orr.w	r2, r2, #8
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	e007      	b.n	8000c66 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f022 0208 	bic.w	r2, r2, #8
 8000c64:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	7f5b      	ldrb	r3, [r3, #29]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d108      	bne.n	8000c80 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f042 0204 	orr.w	r2, r2, #4
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	e007      	b.n	8000c90 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 0204 	bic.w	r2, r2, #4
 8000c8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	691b      	ldr	r3, [r3, #16]
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	695b      	ldr	r3, [r3, #20]
 8000ca4:	ea42 0103 	orr.w	r1, r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	1e5a      	subs	r2, r3, #1
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b08a      	sub	sp, #40	@ 0x28
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	695b      	ldr	r3, [r3, #20]
 8000ce0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	691b      	ldr	r3, [r3, #16]
 8000d00:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000d0a:	6a3b      	ldr	r3, [r7, #32]
 8000d0c:	f003 0301 	and.w	r3, r3, #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d07c      	beq.n	8000e0e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d023      	beq.n	8000d66 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2201      	movs	r2, #1
 8000d24:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d003      	beq.n	8000d38 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f000 f983 	bl	800103c <HAL_CAN_TxMailbox0CompleteCallback>
 8000d36:	e016      	b.n	8000d66 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	f003 0304 	and.w	r3, r3, #4
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d004      	beq.n	8000d4c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d4a:	e00c      	b.n	8000d66 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	f003 0308 	and.w	r3, r3, #8
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d004      	beq.n	8000d60 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d5e:	e002      	b.n	8000d66 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f000 f986 	bl	8001072 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d024      	beq.n	8000dba <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d78:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d003      	beq.n	8000d8c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f000 f962 	bl	800104e <HAL_CAN_TxMailbox1CompleteCallback>
 8000d8a:	e016      	b.n	8000dba <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d004      	beq.n	8000da0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d98:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d9e:	e00c      	b.n	8000dba <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d004      	beq.n	8000db4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000db2:	e002      	b.n	8000dba <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f000 f965 	bl	8001084 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d024      	beq.n	8000e0e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000dcc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d003      	beq.n	8000de0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f000 f941 	bl	8001060 <HAL_CAN_TxMailbox2CompleteCallback>
 8000dde:	e016      	b.n	8000e0e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000de0:	69bb      	ldr	r3, [r7, #24]
 8000de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d004      	beq.n	8000df4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000df2:	e00c      	b.n	8000e0e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d004      	beq.n	8000e08 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e06:	e002      	b.n	8000e0e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f000 f944 	bl	8001096 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000e0e:	6a3b      	ldr	r3, [r7, #32]
 8000e10:	f003 0308 	and.w	r3, r3, #8
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d00c      	beq.n	8000e32 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	f003 0310 	and.w	r3, r3, #16
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d007      	beq.n	8000e32 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e28:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2210      	movs	r2, #16
 8000e30:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000e32:	6a3b      	ldr	r3, [r7, #32]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	f003 0308 	and.w	r3, r3, #8
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d006      	beq.n	8000e54 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2208      	movs	r2, #8
 8000e4c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f000 f933 	bl	80010ba <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000e54:	6a3b      	ldr	r3, [r7, #32]
 8000e56:	f003 0302 	and.w	r3, r3, #2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d009      	beq.n	8000e72 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	f003 0303 	and.w	r3, r3, #3
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d002      	beq.n	8000e72 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f000 f91b 	bl	80010a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000e72:	6a3b      	ldr	r3, [r7, #32]
 8000e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d00c      	beq.n	8000e96 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	f003 0310 	and.w	r3, r3, #16
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d007      	beq.n	8000e96 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e8c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2210      	movs	r2, #16
 8000e94:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000e96:	6a3b      	ldr	r3, [r7, #32]
 8000e98:	f003 0320 	and.w	r3, r3, #32
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d00b      	beq.n	8000eb8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	f003 0308 	and.w	r3, r3, #8
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d006      	beq.n	8000eb8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2208      	movs	r2, #8
 8000eb0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f000 f913 	bl	80010de <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000eb8:	6a3b      	ldr	r3, [r7, #32]
 8000eba:	f003 0310 	and.w	r3, r3, #16
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d009      	beq.n	8000ed6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	f003 0303 	and.w	r3, r3, #3
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f000 f8fb 	bl	80010cc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000ed6:	6a3b      	ldr	r3, [r7, #32]
 8000ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d00b      	beq.n	8000ef8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	f003 0310 	and.w	r3, r3, #16
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d006      	beq.n	8000ef8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2210      	movs	r2, #16
 8000ef0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f000 f8fc 	bl	80010f0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000ef8:	6a3b      	ldr	r3, [r7, #32]
 8000efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d00b      	beq.n	8000f1a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	f003 0308 	and.w	r3, r3, #8
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d006      	beq.n	8000f1a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2208      	movs	r2, #8
 8000f12:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f000 f8f4 	bl	8001102 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000f1a:	6a3b      	ldr	r3, [r7, #32]
 8000f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d07b      	beq.n	800101c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d072      	beq.n	8001014 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000f2e:	6a3b      	ldr	r3, [r7, #32]
 8000f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d008      	beq.n	8000f4a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000f4a:	6a3b      	ldr	r3, [r7, #32]
 8000f4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d008      	beq.n	8000f66 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d003      	beq.n	8000f66 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f60:	f043 0302 	orr.w	r3, r3, #2
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f66:	6a3b      	ldr	r3, [r7, #32]
 8000f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d008      	beq.n	8000f82 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7c:	f043 0304 	orr.w	r3, r3, #4
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f82:	6a3b      	ldr	r3, [r7, #32]
 8000f84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d043      	beq.n	8001014 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d03e      	beq.n	8001014 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000f9c:	2b60      	cmp	r3, #96	@ 0x60
 8000f9e:	d02b      	beq.n	8000ff8 <HAL_CAN_IRQHandler+0x32a>
 8000fa0:	2b60      	cmp	r3, #96	@ 0x60
 8000fa2:	d82e      	bhi.n	8001002 <HAL_CAN_IRQHandler+0x334>
 8000fa4:	2b50      	cmp	r3, #80	@ 0x50
 8000fa6:	d022      	beq.n	8000fee <HAL_CAN_IRQHandler+0x320>
 8000fa8:	2b50      	cmp	r3, #80	@ 0x50
 8000faa:	d82a      	bhi.n	8001002 <HAL_CAN_IRQHandler+0x334>
 8000fac:	2b40      	cmp	r3, #64	@ 0x40
 8000fae:	d019      	beq.n	8000fe4 <HAL_CAN_IRQHandler+0x316>
 8000fb0:	2b40      	cmp	r3, #64	@ 0x40
 8000fb2:	d826      	bhi.n	8001002 <HAL_CAN_IRQHandler+0x334>
 8000fb4:	2b30      	cmp	r3, #48	@ 0x30
 8000fb6:	d010      	beq.n	8000fda <HAL_CAN_IRQHandler+0x30c>
 8000fb8:	2b30      	cmp	r3, #48	@ 0x30
 8000fba:	d822      	bhi.n	8001002 <HAL_CAN_IRQHandler+0x334>
 8000fbc:	2b10      	cmp	r3, #16
 8000fbe:	d002      	beq.n	8000fc6 <HAL_CAN_IRQHandler+0x2f8>
 8000fc0:	2b20      	cmp	r3, #32
 8000fc2:	d005      	beq.n	8000fd0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000fc4:	e01d      	b.n	8001002 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc8:	f043 0308 	orr.w	r3, r3, #8
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fce:	e019      	b.n	8001004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fd8:	e014      	b.n	8001004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fdc:	f043 0320 	orr.w	r3, r3, #32
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fe2:	e00f      	b.n	8001004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8000fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fec:	e00a      	b.n	8001004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8000fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000ff6:	e005      	b.n	8001004 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ffa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ffe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001000:	e000      	b.n	8001004 <HAL_CAN_IRQHandler+0x336>
            break;
 8001002:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	699a      	ldr	r2, [r3, #24]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001012:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2204      	movs	r2, #4
 800101a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800101c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101e:	2b00      	cmp	r3, #0
 8001020:	d008      	beq.n	8001034 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 f870 	bl	8001114 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	@ 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr

0800104e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr

08001060 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr

08001072 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr

08001096 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001096:	b480      	push	{r7}
 8001098:	b083      	sub	sp, #12
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr

080010ba <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr

080010cc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr

080010de <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr

080010f0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bc80      	pop	{r7}
 8001100:	4770      	bx	lr

08001102 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr

08001114 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
	...

08001128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	@ (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db0b      	blt.n	80011b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	f003 021f 	and.w	r2, r3, #31
 80011a4:	4906      	ldr	r1, [pc, #24]	@ (80011c0 <__NVIC_EnableIRQ+0x34>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	fa00 f202 	lsl.w	r2, r0, r2
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr
 80011c0:	e000e100 	.word	0xe000e100

080011c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	6039      	str	r1, [r7, #0]
 80011ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	db0a      	blt.n	80011ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	490c      	ldr	r1, [pc, #48]	@ (8001210 <__NVIC_SetPriority+0x4c>)
 80011de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e2:	0112      	lsls	r2, r2, #4
 80011e4:	b2d2      	uxtb	r2, r2
 80011e6:	440b      	add	r3, r1
 80011e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011ec:	e00a      	b.n	8001204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	4908      	ldr	r1, [pc, #32]	@ (8001214 <__NVIC_SetPriority+0x50>)
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	f003 030f 	and.w	r3, r3, #15
 80011fa:	3b04      	subs	r3, #4
 80011fc:	0112      	lsls	r2, r2, #4
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	440b      	add	r3, r1
 8001202:	761a      	strb	r2, [r3, #24]
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000e100 	.word	0xe000e100
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001218:	b480      	push	{r7}
 800121a:	b089      	sub	sp, #36	@ 0x24
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f003 0307 	and.w	r3, r3, #7
 800122a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	f1c3 0307 	rsb	r3, r3, #7
 8001232:	2b04      	cmp	r3, #4
 8001234:	bf28      	it	cs
 8001236:	2304      	movcs	r3, #4
 8001238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3304      	adds	r3, #4
 800123e:	2b06      	cmp	r3, #6
 8001240:	d902      	bls.n	8001248 <NVIC_EncodePriority+0x30>
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3b03      	subs	r3, #3
 8001246:	e000      	b.n	800124a <NVIC_EncodePriority+0x32>
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800124c:	f04f 32ff 	mov.w	r2, #4294967295
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43da      	mvns	r2, r3
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	401a      	ands	r2, r3
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001260:	f04f 31ff 	mov.w	r1, #4294967295
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fa01 f303 	lsl.w	r3, r1, r3
 800126a:	43d9      	mvns	r1, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001270:	4313      	orrs	r3, r2
         );
}
 8001272:	4618      	mov	r0, r3
 8001274:	3724      	adds	r7, #36	@ 0x24
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr

0800127c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800128c:	d301      	bcc.n	8001292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800128e:	2301      	movs	r3, #1
 8001290:	e00f      	b.n	80012b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <SysTick_Config+0x40>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3b01      	subs	r3, #1
 8001298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800129a:	210f      	movs	r1, #15
 800129c:	f04f 30ff 	mov.w	r0, #4294967295
 80012a0:	f7ff ff90 	bl	80011c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a4:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <SysTick_Config+0x40>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012aa:	4b04      	ldr	r3, [pc, #16]	@ (80012bc <SysTick_Config+0x40>)
 80012ac:	2207      	movs	r2, #7
 80012ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	e000e010 	.word	0xe000e010

080012c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff2d 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
 80012e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e8:	f7ff ff42 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	68b9      	ldr	r1, [r7, #8]
 80012f2:	6978      	ldr	r0, [r7, #20]
 80012f4:	f7ff ff90 	bl	8001218 <NVIC_EncodePriority>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	4611      	mov	r1, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff5f 	bl	80011c4 <__NVIC_SetPriority>
}
 8001306:	bf00      	nop
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	4603      	mov	r3, r0
 8001316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ff35 	bl	800118c <__NVIC_EnableIRQ>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7ff ffa2 	bl	800127c <SysTick_Config>
 8001338:	4603      	mov	r3, r0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001344:	b480      	push	{r7}
 8001346:	b08b      	sub	sp, #44	@ 0x2c
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001352:	2300      	movs	r3, #0
 8001354:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001356:	e169      	b.n	800162c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001358:	2201      	movs	r2, #1
 800135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	69fa      	ldr	r2, [r7, #28]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	429a      	cmp	r2, r3
 8001372:	f040 8158 	bne.w	8001626 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	4a9a      	ldr	r2, [pc, #616]	@ (80015e4 <HAL_GPIO_Init+0x2a0>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d05e      	beq.n	800143e <HAL_GPIO_Init+0xfa>
 8001380:	4a98      	ldr	r2, [pc, #608]	@ (80015e4 <HAL_GPIO_Init+0x2a0>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d875      	bhi.n	8001472 <HAL_GPIO_Init+0x12e>
 8001386:	4a98      	ldr	r2, [pc, #608]	@ (80015e8 <HAL_GPIO_Init+0x2a4>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d058      	beq.n	800143e <HAL_GPIO_Init+0xfa>
 800138c:	4a96      	ldr	r2, [pc, #600]	@ (80015e8 <HAL_GPIO_Init+0x2a4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d86f      	bhi.n	8001472 <HAL_GPIO_Init+0x12e>
 8001392:	4a96      	ldr	r2, [pc, #600]	@ (80015ec <HAL_GPIO_Init+0x2a8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d052      	beq.n	800143e <HAL_GPIO_Init+0xfa>
 8001398:	4a94      	ldr	r2, [pc, #592]	@ (80015ec <HAL_GPIO_Init+0x2a8>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d869      	bhi.n	8001472 <HAL_GPIO_Init+0x12e>
 800139e:	4a94      	ldr	r2, [pc, #592]	@ (80015f0 <HAL_GPIO_Init+0x2ac>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d04c      	beq.n	800143e <HAL_GPIO_Init+0xfa>
 80013a4:	4a92      	ldr	r2, [pc, #584]	@ (80015f0 <HAL_GPIO_Init+0x2ac>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d863      	bhi.n	8001472 <HAL_GPIO_Init+0x12e>
 80013aa:	4a92      	ldr	r2, [pc, #584]	@ (80015f4 <HAL_GPIO_Init+0x2b0>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d046      	beq.n	800143e <HAL_GPIO_Init+0xfa>
 80013b0:	4a90      	ldr	r2, [pc, #576]	@ (80015f4 <HAL_GPIO_Init+0x2b0>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d85d      	bhi.n	8001472 <HAL_GPIO_Init+0x12e>
 80013b6:	2b12      	cmp	r3, #18
 80013b8:	d82a      	bhi.n	8001410 <HAL_GPIO_Init+0xcc>
 80013ba:	2b12      	cmp	r3, #18
 80013bc:	d859      	bhi.n	8001472 <HAL_GPIO_Init+0x12e>
 80013be:	a201      	add	r2, pc, #4	@ (adr r2, 80013c4 <HAL_GPIO_Init+0x80>)
 80013c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c4:	0800143f 	.word	0x0800143f
 80013c8:	08001419 	.word	0x08001419
 80013cc:	0800142b 	.word	0x0800142b
 80013d0:	0800146d 	.word	0x0800146d
 80013d4:	08001473 	.word	0x08001473
 80013d8:	08001473 	.word	0x08001473
 80013dc:	08001473 	.word	0x08001473
 80013e0:	08001473 	.word	0x08001473
 80013e4:	08001473 	.word	0x08001473
 80013e8:	08001473 	.word	0x08001473
 80013ec:	08001473 	.word	0x08001473
 80013f0:	08001473 	.word	0x08001473
 80013f4:	08001473 	.word	0x08001473
 80013f8:	08001473 	.word	0x08001473
 80013fc:	08001473 	.word	0x08001473
 8001400:	08001473 	.word	0x08001473
 8001404:	08001473 	.word	0x08001473
 8001408:	08001421 	.word	0x08001421
 800140c:	08001435 	.word	0x08001435
 8001410:	4a79      	ldr	r2, [pc, #484]	@ (80015f8 <HAL_GPIO_Init+0x2b4>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d013      	beq.n	800143e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001416:	e02c      	b.n	8001472 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	623b      	str	r3, [r7, #32]
          break;
 800141e:	e029      	b.n	8001474 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	3304      	adds	r3, #4
 8001426:	623b      	str	r3, [r7, #32]
          break;
 8001428:	e024      	b.n	8001474 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	3308      	adds	r3, #8
 8001430:	623b      	str	r3, [r7, #32]
          break;
 8001432:	e01f      	b.n	8001474 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	330c      	adds	r3, #12
 800143a:	623b      	str	r3, [r7, #32]
          break;
 800143c:	e01a      	b.n	8001474 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d102      	bne.n	800144c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001446:	2304      	movs	r3, #4
 8001448:	623b      	str	r3, [r7, #32]
          break;
 800144a:	e013      	b.n	8001474 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d105      	bne.n	8001460 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001454:	2308      	movs	r3, #8
 8001456:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69fa      	ldr	r2, [r7, #28]
 800145c:	611a      	str	r2, [r3, #16]
          break;
 800145e:	e009      	b.n	8001474 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001460:	2308      	movs	r3, #8
 8001462:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	69fa      	ldr	r2, [r7, #28]
 8001468:	615a      	str	r2, [r3, #20]
          break;
 800146a:	e003      	b.n	8001474 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800146c:	2300      	movs	r3, #0
 800146e:	623b      	str	r3, [r7, #32]
          break;
 8001470:	e000      	b.n	8001474 <HAL_GPIO_Init+0x130>
          break;
 8001472:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	2bff      	cmp	r3, #255	@ 0xff
 8001478:	d801      	bhi.n	800147e <HAL_GPIO_Init+0x13a>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	e001      	b.n	8001482 <HAL_GPIO_Init+0x13e>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3304      	adds	r3, #4
 8001482:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	2bff      	cmp	r3, #255	@ 0xff
 8001488:	d802      	bhi.n	8001490 <HAL_GPIO_Init+0x14c>
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	e002      	b.n	8001496 <HAL_GPIO_Init+0x152>
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	3b08      	subs	r3, #8
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	210f      	movs	r1, #15
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	fa01 f303 	lsl.w	r3, r1, r3
 80014a4:	43db      	mvns	r3, r3
 80014a6:	401a      	ands	r2, r3
 80014a8:	6a39      	ldr	r1, [r7, #32]
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	431a      	orrs	r2, r3
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 80b1 	beq.w	8001626 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014c4:	4b4d      	ldr	r3, [pc, #308]	@ (80015fc <HAL_GPIO_Init+0x2b8>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a4c      	ldr	r2, [pc, #304]	@ (80015fc <HAL_GPIO_Init+0x2b8>)
 80014ca:	f043 0301 	orr.w	r3, r3, #1
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b4a      	ldr	r3, [pc, #296]	@ (80015fc <HAL_GPIO_Init+0x2b8>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014dc:	4a48      	ldr	r2, [pc, #288]	@ (8001600 <HAL_GPIO_Init+0x2bc>)
 80014de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e0:	089b      	lsrs	r3, r3, #2
 80014e2:	3302      	adds	r3, #2
 80014e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ec:	f003 0303 	and.w	r3, r3, #3
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	220f      	movs	r2, #15
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	4013      	ands	r3, r2
 80014fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a40      	ldr	r2, [pc, #256]	@ (8001604 <HAL_GPIO_Init+0x2c0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d013      	beq.n	8001530 <HAL_GPIO_Init+0x1ec>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a3f      	ldr	r2, [pc, #252]	@ (8001608 <HAL_GPIO_Init+0x2c4>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d00d      	beq.n	800152c <HAL_GPIO_Init+0x1e8>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a3e      	ldr	r2, [pc, #248]	@ (800160c <HAL_GPIO_Init+0x2c8>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d007      	beq.n	8001528 <HAL_GPIO_Init+0x1e4>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a3d      	ldr	r2, [pc, #244]	@ (8001610 <HAL_GPIO_Init+0x2cc>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d101      	bne.n	8001524 <HAL_GPIO_Init+0x1e0>
 8001520:	2303      	movs	r3, #3
 8001522:	e006      	b.n	8001532 <HAL_GPIO_Init+0x1ee>
 8001524:	2304      	movs	r3, #4
 8001526:	e004      	b.n	8001532 <HAL_GPIO_Init+0x1ee>
 8001528:	2302      	movs	r3, #2
 800152a:	e002      	b.n	8001532 <HAL_GPIO_Init+0x1ee>
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <HAL_GPIO_Init+0x1ee>
 8001530:	2300      	movs	r3, #0
 8001532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001534:	f002 0203 	and.w	r2, r2, #3
 8001538:	0092      	lsls	r2, r2, #2
 800153a:	4093      	lsls	r3, r2
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	4313      	orrs	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001542:	492f      	ldr	r1, [pc, #188]	@ (8001600 <HAL_GPIO_Init+0x2bc>)
 8001544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001546:	089b      	lsrs	r3, r3, #2
 8001548:	3302      	adds	r3, #2
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d006      	beq.n	800156a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800155c:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	492c      	ldr	r1, [pc, #176]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	608b      	str	r3, [r1, #8]
 8001568:	e006      	b.n	8001578 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800156a:	4b2a      	ldr	r3, [pc, #168]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 800156c:	689a      	ldr	r2, [r3, #8]
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	43db      	mvns	r3, r3
 8001572:	4928      	ldr	r1, [pc, #160]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 8001574:	4013      	ands	r3, r2
 8001576:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d006      	beq.n	8001592 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001584:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 8001586:	68da      	ldr	r2, [r3, #12]
 8001588:	4922      	ldr	r1, [pc, #136]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	60cb      	str	r3, [r1, #12]
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001592:	4b20      	ldr	r3, [pc, #128]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	43db      	mvns	r3, r3
 800159a:	491e      	ldr	r1, [pc, #120]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 800159c:	4013      	ands	r3, r2
 800159e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d006      	beq.n	80015ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015ac:	4b19      	ldr	r3, [pc, #100]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	4918      	ldr	r1, [pc, #96]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	604b      	str	r3, [r1, #4]
 80015b8:	e006      	b.n	80015c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015ba:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	4914      	ldr	r1, [pc, #80]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d021      	beq.n	8001618 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	490e      	ldr	r1, [pc, #56]	@ (8001614 <HAL_GPIO_Init+0x2d0>)
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	600b      	str	r3, [r1, #0]
 80015e0:	e021      	b.n	8001626 <HAL_GPIO_Init+0x2e2>
 80015e2:	bf00      	nop
 80015e4:	10320000 	.word	0x10320000
 80015e8:	10310000 	.word	0x10310000
 80015ec:	10220000 	.word	0x10220000
 80015f0:	10210000 	.word	0x10210000
 80015f4:	10120000 	.word	0x10120000
 80015f8:	10110000 	.word	0x10110000
 80015fc:	40021000 	.word	0x40021000
 8001600:	40010000 	.word	0x40010000
 8001604:	40010800 	.word	0x40010800
 8001608:	40010c00 	.word	0x40010c00
 800160c:	40011000 	.word	0x40011000
 8001610:	40011400 	.word	0x40011400
 8001614:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001618:	4b0b      	ldr	r3, [pc, #44]	@ (8001648 <HAL_GPIO_Init+0x304>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	43db      	mvns	r3, r3
 8001620:	4909      	ldr	r1, [pc, #36]	@ (8001648 <HAL_GPIO_Init+0x304>)
 8001622:	4013      	ands	r3, r2
 8001624:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001628:	3301      	adds	r3, #1
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	fa22 f303 	lsr.w	r3, r2, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	f47f ae8e 	bne.w	8001358 <HAL_GPIO_Init+0x14>
  }
}
 800163c:	bf00      	nop
 800163e:	bf00      	nop
 8001640:	372c      	adds	r7, #44	@ 0x2c
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr
 8001648:	40010400 	.word	0x40010400

0800164c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	807b      	strh	r3, [r7, #2]
 8001658:	4613      	mov	r3, r2
 800165a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800165c:	787b      	ldrb	r3, [r7, #1]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d003      	beq.n	800166a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001662:	887a      	ldrh	r2, [r7, #2]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001668:	e003      	b.n	8001672 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800166a:	887b      	ldrh	r3, [r7, #2]
 800166c:	041a      	lsls	r2, r3, #16
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	611a      	str	r2, [r3, #16]
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr

0800167c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d101      	bne.n	800168e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e12b      	b.n	80018e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d106      	bne.n	80016a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff f8a4 	bl	80007f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2224      	movs	r2, #36	@ 0x24
 80016ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0201 	bic.w	r2, r2, #1
 80016be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80016ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80016de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016e0:	f002 fa3a 	bl	8003b58 <HAL_RCC_GetPCLK1Freq>
 80016e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a81      	ldr	r2, [pc, #516]	@ (80018f0 <HAL_I2C_Init+0x274>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d807      	bhi.n	8001700 <HAL_I2C_Init+0x84>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4a80      	ldr	r2, [pc, #512]	@ (80018f4 <HAL_I2C_Init+0x278>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	bf94      	ite	ls
 80016f8:	2301      	movls	r3, #1
 80016fa:	2300      	movhi	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	e006      	b.n	800170e <HAL_I2C_Init+0x92>
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4a7d      	ldr	r2, [pc, #500]	@ (80018f8 <HAL_I2C_Init+0x27c>)
 8001704:	4293      	cmp	r3, r2
 8001706:	bf94      	ite	ls
 8001708:	2301      	movls	r3, #1
 800170a:	2300      	movhi	r3, #0
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e0e7      	b.n	80018e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4a78      	ldr	r2, [pc, #480]	@ (80018fc <HAL_I2C_Init+0x280>)
 800171a:	fba2 2303 	umull	r2, r3, r2, r3
 800171e:	0c9b      	lsrs	r3, r3, #18
 8001720:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68ba      	ldr	r2, [r7, #8]
 8001732:	430a      	orrs	r2, r1
 8001734:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4a6a      	ldr	r2, [pc, #424]	@ (80018f0 <HAL_I2C_Init+0x274>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d802      	bhi.n	8001750 <HAL_I2C_Init+0xd4>
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	3301      	adds	r3, #1
 800174e:	e009      	b.n	8001764 <HAL_I2C_Init+0xe8>
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001756:	fb02 f303 	mul.w	r3, r2, r3
 800175a:	4a69      	ldr	r2, [pc, #420]	@ (8001900 <HAL_I2C_Init+0x284>)
 800175c:	fba2 2303 	umull	r2, r3, r2, r3
 8001760:	099b      	lsrs	r3, r3, #6
 8001762:	3301      	adds	r3, #1
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	430b      	orrs	r3, r1
 800176a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001776:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	495c      	ldr	r1, [pc, #368]	@ (80018f0 <HAL_I2C_Init+0x274>)
 8001780:	428b      	cmp	r3, r1
 8001782:	d819      	bhi.n	80017b8 <HAL_I2C_Init+0x13c>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	1e59      	subs	r1, r3, #1
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001792:	1c59      	adds	r1, r3, #1
 8001794:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001798:	400b      	ands	r3, r1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00a      	beq.n	80017b4 <HAL_I2C_Init+0x138>
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	1e59      	subs	r1, r3, #1
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80017ac:	3301      	adds	r3, #1
 80017ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017b2:	e051      	b.n	8001858 <HAL_I2C_Init+0x1dc>
 80017b4:	2304      	movs	r3, #4
 80017b6:	e04f      	b.n	8001858 <HAL_I2C_Init+0x1dc>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d111      	bne.n	80017e4 <HAL_I2C_Init+0x168>
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1e58      	subs	r0, r3, #1
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6859      	ldr	r1, [r3, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	440b      	add	r3, r1
 80017ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80017d2:	3301      	adds	r3, #1
 80017d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017d8:	2b00      	cmp	r3, #0
 80017da:	bf0c      	ite	eq
 80017dc:	2301      	moveq	r3, #1
 80017de:	2300      	movne	r3, #0
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	e012      	b.n	800180a <HAL_I2C_Init+0x18e>
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	1e58      	subs	r0, r3, #1
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6859      	ldr	r1, [r3, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	440b      	add	r3, r1
 80017f2:	0099      	lsls	r1, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80017fa:	3301      	adds	r3, #1
 80017fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001800:	2b00      	cmp	r3, #0
 8001802:	bf0c      	ite	eq
 8001804:	2301      	moveq	r3, #1
 8001806:	2300      	movne	r3, #0
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <HAL_I2C_Init+0x196>
 800180e:	2301      	movs	r3, #1
 8001810:	e022      	b.n	8001858 <HAL_I2C_Init+0x1dc>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10e      	bne.n	8001838 <HAL_I2C_Init+0x1bc>
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	1e58      	subs	r0, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6859      	ldr	r1, [r3, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	440b      	add	r3, r1
 8001828:	fbb0 f3f3 	udiv	r3, r0, r3
 800182c:	3301      	adds	r3, #1
 800182e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001832:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001836:	e00f      	b.n	8001858 <HAL_I2C_Init+0x1dc>
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	1e58      	subs	r0, r3, #1
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6859      	ldr	r1, [r3, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	0099      	lsls	r1, r3, #2
 8001848:	440b      	add	r3, r1
 800184a:	fbb0 f3f3 	udiv	r3, r0, r3
 800184e:	3301      	adds	r3, #1
 8001850:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001854:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	6809      	ldr	r1, [r1, #0]
 800185c:	4313      	orrs	r3, r2
 800185e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	69da      	ldr	r2, [r3, #28]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001886:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6911      	ldr	r1, [r2, #16]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	68d2      	ldr	r2, [r2, #12]
 8001892:	4311      	orrs	r1, r2
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6812      	ldr	r2, [r2, #0]
 8001898:	430b      	orrs	r3, r1
 800189a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	695a      	ldr	r2, [r3, #20]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 0201 	orr.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2220      	movs	r2, #32
 80018d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	000186a0 	.word	0x000186a0
 80018f4:	001e847f 	.word	0x001e847f
 80018f8:	003d08ff 	.word	0x003d08ff
 80018fc:	431bde83 	.word	0x431bde83
 8001900:	10624dd3 	.word	0x10624dd3

08001904 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e0e8      	b.n	8001ae8 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d106      	bne.n	8001930 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f006 fb1e 	bl	8007f6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2203      	movs	r2, #3
 8001934:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f002 fa97 	bl	8003e76 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6818      	ldr	r0, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3304      	adds	r3, #4
 8001950:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001952:	f002 fa6d 	bl	8003e30 <USB_CoreInit>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d005      	beq.n	8001968 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2202      	movs	r2, #2
 8001960:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e0bf      	b.n	8001ae8 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2100      	movs	r1, #0
 800196e:	4618      	mov	r0, r3
 8001970:	f002 fa9b 	bl	8003eaa <USB_SetCurrentMode>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d005      	beq.n	8001986 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2202      	movs	r2, #2
 800197e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e0b0      	b.n	8001ae8 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001986:	2300      	movs	r3, #0
 8001988:	73fb      	strb	r3, [r7, #15]
 800198a:	e03e      	b.n	8001a0a <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800198c:	7bfa      	ldrb	r2, [r7, #15]
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	440b      	add	r3, r1
 800199a:	3311      	adds	r3, #17
 800199c:	2201      	movs	r2, #1
 800199e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80019a0:	7bfa      	ldrb	r2, [r7, #15]
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	4613      	mov	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	4413      	add	r3, r2
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	440b      	add	r3, r1
 80019ae:	3310      	adds	r3, #16
 80019b0:	7bfa      	ldrb	r2, [r7, #15]
 80019b2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019b4:	7bfa      	ldrb	r2, [r7, #15]
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	4413      	add	r3, r2
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	440b      	add	r3, r1
 80019c2:	3313      	adds	r3, #19
 80019c4:	2200      	movs	r2, #0
 80019c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019c8:	7bfa      	ldrb	r2, [r7, #15]
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	4613      	mov	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4413      	add	r3, r2
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	440b      	add	r3, r1
 80019d6:	3320      	adds	r3, #32
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80019dc:	7bfa      	ldrb	r2, [r7, #15]
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	440b      	add	r3, r1
 80019ea:	3324      	adds	r3, #36	@ 0x24
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	440b      	add	r3, r1
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	3301      	adds	r3, #1
 8001a08:	73fb      	strb	r3, [r7, #15]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	791b      	ldrb	r3, [r3, #4]
 8001a0e:	7bfa      	ldrb	r2, [r7, #15]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d3bb      	bcc.n	800198c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	73fb      	strb	r3, [r7, #15]
 8001a18:	e044      	b.n	8001aa4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a1a:	7bfa      	ldrb	r2, [r7, #15]
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a30:	7bfa      	ldrb	r2, [r7, #15]
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	4613      	mov	r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	440b      	add	r3, r1
 8001a3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a42:	7bfa      	ldrb	r2, [r7, #15]
 8001a44:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a46:	7bfa      	ldrb	r2, [r7, #15]
 8001a48:	6879      	ldr	r1, [r7, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	4413      	add	r3, r2
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	440b      	add	r3, r1
 8001a54:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a5c:	7bfa      	ldrb	r2, [r7, #15]
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	4613      	mov	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	4413      	add	r3, r2
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	440b      	add	r3, r1
 8001a6a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a72:	7bfa      	ldrb	r2, [r7, #15]
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	4613      	mov	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	440b      	add	r3, r1
 8001a80:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a88:	7bfa      	ldrb	r2, [r7, #15]
 8001a8a:	6879      	ldr	r1, [r7, #4]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4413      	add	r3, r2
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	440b      	add	r3, r1
 8001a96:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	73fb      	strb	r3, [r7, #15]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	791b      	ldrb	r3, [r3, #4]
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d3b5      	bcc.n	8001a1a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6818      	ldr	r0, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ab8:	f002 fa03 	bl	8003ec2 <USB_DevInit>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d005      	beq.n	8001ace <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e00c      	b.n	8001ae8 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f004 fc82 	bl	80063ea <USB_DevDisconnect>

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d101      	bne.n	8001b06 <HAL_PCD_Start+0x16>
 8001b02:	2302      	movs	r3, #2
 8001b04:	e016      	b.n	8001b34 <HAL_PCD_Start+0x44>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f002 f999 	bl	8003e4a <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001b18:	2101      	movs	r1, #1
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f006 fc99 	bl	8008452 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f004 fc56 	bl	80063d6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f004 fc58 	bl	80063fe <USB_ReadInterrupts>
 8001b4e:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d003      	beq.n	8001b62 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 fb1a 	bl	8002194 <PCD_EP_ISR_Handler>

    return;
 8001b60:	e119      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d013      	beq.n	8001b94 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b7e:	b292      	uxth	r2, r2
 8001b80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f006 fa6c 	bl	8008062 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 f905 	bl	8001d9c <HAL_PCD_SetAddress>

    return;
 8001b92:	e100      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00c      	beq.n	8001bb8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001bb0:	b292      	uxth	r2, r2
 8001bb2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001bb6:	e0ee      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00c      	beq.n	8001bdc <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001bd4:	b292      	uxth	r2, r2
 8001bd6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001bda:	e0dc      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d027      	beq.n	8001c36 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f022 0204 	bic.w	r2, r2, #4
 8001bf8:	b292      	uxth	r2, r2
 8001bfa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 0208 	bic.w	r2, r2, #8
 8001c10:	b292      	uxth	r2, r2
 8001c12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f006 fa5c 	bl	80080d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c2e:	b292      	uxth	r2, r2
 8001c30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001c34:	e0af      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 8083 	beq.w	8001d48 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	77fb      	strb	r3, [r7, #31]
 8001c46:	e010      	b.n	8001c6a <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	7ffb      	ldrb	r3, [r7, #31]
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	441a      	add	r2, r3
 8001c54:	7ffb      	ldrb	r3, [r7, #31]
 8001c56:	8812      	ldrh	r2, [r2, #0]
 8001c58:	b292      	uxth	r2, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	3320      	adds	r3, #32
 8001c5e:	443b      	add	r3, r7
 8001c60:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001c64:	7ffb      	ldrb	r3, [r7, #31]
 8001c66:	3301      	adds	r3, #1
 8001c68:	77fb      	strb	r3, [r7, #31]
 8001c6a:	7ffb      	ldrb	r3, [r7, #31]
 8001c6c:	2b07      	cmp	r3, #7
 8001c6e:	d9eb      	bls.n	8001c48 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f042 0201 	orr.w	r2, r2, #1
 8001c82:	b292      	uxth	r2, r2
 8001c84:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c90:	b29a      	uxth	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f022 0201 	bic.w	r2, r2, #1
 8001c9a:	b292      	uxth	r2, r2
 8001c9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001ca0:	bf00      	nop
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f6      	beq.n	8001ca2 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001cc6:	b292      	uxth	r2, r2
 8001cc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001ccc:	2300      	movs	r3, #0
 8001cce:	77fb      	strb	r3, [r7, #31]
 8001cd0:	e00f      	b.n	8001cf2 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001cd2:	7ffb      	ldrb	r3, [r7, #31]
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6812      	ldr	r2, [r2, #0]
 8001cd8:	4611      	mov	r1, r2
 8001cda:	7ffa      	ldrb	r2, [r7, #31]
 8001cdc:	0092      	lsls	r2, r2, #2
 8001cde:	440a      	add	r2, r1
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	3320      	adds	r3, #32
 8001ce4:	443b      	add	r3, r7
 8001ce6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001cea:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001cec:	7ffb      	ldrb	r3, [r7, #31]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	77fb      	strb	r3, [r7, #31]
 8001cf2:	7ffb      	ldrb	r3, [r7, #31]
 8001cf4:	2b07      	cmp	r3, #7
 8001cf6:	d9ec      	bls.n	8001cd2 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0208 	orr.w	r2, r2, #8
 8001d0a:	b292      	uxth	r2, r2
 8001d0c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d22:	b292      	uxth	r2, r2
 8001d24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0204 	orr.w	r2, r2, #4
 8001d3a:	b292      	uxth	r2, r2
 8001d3c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f006 f9ad 	bl	80080a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001d46:	e026      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00f      	beq.n	8001d72 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001d64:	b292      	uxth	r2, r2
 8001d66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f006 f96b 	bl	8008046 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001d70:	e011      	b.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00c      	beq.n	8001d96 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d8e:	b292      	uxth	r2, r2
 8001d90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001d94:	bf00      	nop
  }
}
 8001d96:	3720      	adds	r7, #32
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_PCD_SetAddress+0x1a>
 8001db2:	2302      	movs	r3, #2
 8001db4:	e012      	b.n	8001ddc <HAL_PCD_SetAddress+0x40>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	78fa      	ldrb	r2, [r7, #3]
 8001dc2:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	78fa      	ldrb	r2, [r7, #3]
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f004 faef 	bl	80063b0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	4608      	mov	r0, r1
 8001dee:	4611      	mov	r1, r2
 8001df0:	461a      	mov	r2, r3
 8001df2:	4603      	mov	r3, r0
 8001df4:	70fb      	strb	r3, [r7, #3]
 8001df6:	460b      	mov	r3, r1
 8001df8:	803b      	strh	r3, [r7, #0]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001e02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	da0e      	bge.n	8001e28 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e0a:	78fb      	ldrb	r3, [r7, #3]
 8001e0c:	f003 0207 	and.w	r2, r3, #7
 8001e10:	4613      	mov	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	3310      	adds	r3, #16
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2201      	movs	r2, #1
 8001e24:	705a      	strb	r2, [r3, #1]
 8001e26:	e00e      	b.n	8001e46 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	f003 0207 	and.w	r2, r3, #7
 8001e2e:	4613      	mov	r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	4413      	add	r3, r2
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2200      	movs	r2, #0
 8001e44:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001e46:	78fb      	ldrb	r3, [r7, #3]
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001e52:	883a      	ldrh	r2, [r7, #0]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	78ba      	ldrb	r2, [r7, #2]
 8001e5c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001e5e:	78bb      	ldrb	r3, [r7, #2]
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d102      	bne.n	8001e6a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d101      	bne.n	8001e78 <HAL_PCD_EP_Open+0x94>
 8001e74:	2302      	movs	r3, #2
 8001e76:	e00e      	b.n	8001e96 <HAL_PCD_EP_Open+0xb2>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68f9      	ldr	r1, [r7, #12]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f002 f838 	bl	8003efc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001e94:	7afb      	ldrb	r3, [r7, #11]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b084      	sub	sp, #16
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001eaa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	da0e      	bge.n	8001ed0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eb2:	78fb      	ldrb	r3, [r7, #3]
 8001eb4:	f003 0207 	and.w	r2, r3, #7
 8001eb8:	4613      	mov	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	3310      	adds	r3, #16
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	705a      	strb	r2, [r3, #1]
 8001ece:	e00e      	b.n	8001eee <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	f003 0207 	and.w	r2, r3, #7
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001eee:	78fb      	ldrb	r3, [r7, #3]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_PCD_EP_Close+0x6a>
 8001f04:	2302      	movs	r3, #2
 8001f06:	e00e      	b.n	8001f26 <HAL_PCD_EP_Close+0x88>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68f9      	ldr	r1, [r7, #12]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f002 fbb0 	bl	800467c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b086      	sub	sp, #24
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	607a      	str	r2, [r7, #4]
 8001f38:	603b      	str	r3, [r7, #0]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f3e:	7afb      	ldrb	r3, [r7, #11]
 8001f40:	f003 0207 	and.w	r2, r3, #7
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	4413      	add	r3, r2
 8001f54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	2200      	movs	r2, #0
 8001f66:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f6e:	7afb      	ldrb	r3, [r7, #11]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	b2da      	uxtb	r2, r3
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6979      	ldr	r1, [r7, #20]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f002 fd67 	bl	8004a54 <USB_EPStartXfer>

  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001f9c:	78fb      	ldrb	r3, [r7, #3]
 8001f9e:	f003 0207 	and.w	r2, r3, #7
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	440b      	add	r3, r1
 8001fae:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b086      	sub	sp, #24
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	603b      	str	r3, [r7, #0]
 8001fca:	460b      	mov	r3, r1
 8001fcc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fce:	7afb      	ldrb	r3, [r7, #11]
 8001fd0:	f003 0207 	and.w	r2, r3, #7
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	3310      	adds	r3, #16
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	2200      	movs	r2, #0
 8002002:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2201      	movs	r2, #1
 8002008:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800200a:	7afb      	ldrb	r3, [r7, #11]
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	b2da      	uxtb	r2, r3
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6979      	ldr	r1, [r7, #20]
 800201c:	4618      	mov	r0, r3
 800201e:	f002 fd19 	bl	8004a54 <USB_EPStartXfer>

  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	7912      	ldrb	r2, [r2, #4]
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e04c      	b.n	80020e4 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800204a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800204e:	2b00      	cmp	r3, #0
 8002050:	da0e      	bge.n	8002070 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	f003 0207 	and.w	r2, r3, #7
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	3310      	adds	r3, #16
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	4413      	add	r3, r2
 8002066:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2201      	movs	r2, #1
 800206c:	705a      	strb	r2, [r3, #1]
 800206e:	e00c      	b.n	800208a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002070:	78fa      	ldrb	r2, [r7, #3]
 8002072:	4613      	mov	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002090:	78fb      	ldrb	r3, [r7, #3]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	b2da      	uxtb	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_PCD_EP_SetStall+0x7e>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e01c      	b.n	80020e4 <HAL_PCD_EP_SetStall+0xb8>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68f9      	ldr	r1, [r7, #12]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f004 f87c 	bl	80061b6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d108      	bne.n	80020da <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80020d2:	4619      	mov	r1, r3
 80020d4:	4610      	mov	r0, r2
 80020d6:	f004 f9a1 	bl	800641c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	460b      	mov	r3, r1
 80020f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	7912      	ldrb	r2, [r2, #4]
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e040      	b.n	800218c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800210a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800210e:	2b00      	cmp	r3, #0
 8002110:	da0e      	bge.n	8002130 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002112:	78fb      	ldrb	r3, [r7, #3]
 8002114:	f003 0207 	and.w	r2, r3, #7
 8002118:	4613      	mov	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	3310      	adds	r3, #16
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2201      	movs	r2, #1
 800212c:	705a      	strb	r2, [r3, #1]
 800212e:	e00e      	b.n	800214e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	f003 0207 	and.w	r2, r3, #7
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	b2da      	uxtb	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002166:	2b01      	cmp	r3, #1
 8002168:	d101      	bne.n	800216e <HAL_PCD_EP_ClrStall+0x82>
 800216a:	2302      	movs	r3, #2
 800216c:	e00e      	b.n	800218c <HAL_PCD_EP_ClrStall+0xa0>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68f9      	ldr	r1, [r7, #12]
 800217c:	4618      	mov	r0, r3
 800217e:	f004 f86a 	bl	8006256 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b096      	sub	sp, #88	@ 0x58
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800219c:	e3bb      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021a6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80021aa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	f003 030f 	and.w	r3, r3, #15
 80021b4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 80021b8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f040 8175 	bne.w	80024ac <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80021c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d14e      	bne.n	800226c <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80021da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021de:	81fb      	strh	r3, [r7, #14]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	89fb      	ldrh	r3, [r7, #14]
 80021e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3310      	adds	r3, #16
 80021f6:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002200:	b29b      	uxth	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	4413      	add	r3, r2
 800220c:	3302      	adds	r3, #2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	4413      	add	r3, r2
 8002216:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800221a:	881b      	ldrh	r3, [r3, #0]
 800221c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002220:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002222:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002226:	695a      	ldr	r2, [r3, #20]
 8002228:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	441a      	add	r2, r3
 800222e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002230:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002232:	2100      	movs	r1, #0
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f005 feec 	bl	8008012 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	7b5b      	ldrb	r3, [r3, #13]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	f000 8368 	beq.w	8002916 <PCD_EP_ISR_Handler+0x782>
 8002246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	2b00      	cmp	r3, #0
 800224c:	f040 8363 	bne.w	8002916 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	7b5b      	ldrb	r3, [r3, #13]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800225a:	b2da      	uxtb	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	735a      	strb	r2, [r3, #13]
 800226a:	e354      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002272:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800227e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002282:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002286:	2b00      	cmp	r3, #0
 8002288:	d034      	beq.n	80022f4 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002292:	b29b      	uxth	r3, r3
 8002294:	461a      	mov	r2, r3
 8002296:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	4413      	add	r3, r2
 800229e:	3306      	adds	r3, #6
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6812      	ldr	r2, [r2, #0]
 80022a6:	4413      	add	r3, r2
 80022a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022b4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6818      	ldr	r0, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80022c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022c2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80022c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022c6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	f004 f8f8 	bl	80064be <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80022da:	4013      	ands	r3, r2
 80022dc:	823b      	strh	r3, [r7, #16]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	8a3a      	ldrh	r2, [r7, #16]
 80022e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022e8:	b292      	uxth	r2, r2
 80022ea:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f005 fe63 	bl	8007fb8 <HAL_PCD_SetupStageCallback>
 80022f2:	e310      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80022f4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f280 830c 	bge.w	8002916 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	b29a      	uxth	r2, r3
 8002306:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800230a:	4013      	ands	r3, r2
 800230c:	83fb      	strh	r3, [r7, #30]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	8bfa      	ldrh	r2, [r7, #30]
 8002314:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002318:	b292      	uxth	r2, r2
 800231a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002324:	b29b      	uxth	r3, r3
 8002326:	461a      	mov	r2, r3
 8002328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	4413      	add	r3, r2
 8002330:	3306      	adds	r3, #6
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	4413      	add	r3, r2
 800233a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002344:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002346:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800234a:	69db      	ldr	r3, [r3, #28]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d019      	beq.n	8002384 <PCD_EP_ISR_Handler+0x1f0>
 8002350:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d015      	beq.n	8002384 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800235e:	6959      	ldr	r1, [r3, #20]
 8002360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002362:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002366:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002368:	b29b      	uxth	r3, r3
 800236a:	f004 f8a8 	bl	80064be <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800236e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002370:	695a      	ldr	r2, [r3, #20]
 8002372:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	441a      	add	r2, r3
 8002378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800237a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800237c:	2100      	movs	r1, #0
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f005 fe2c 	bl	8007fdc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800238e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002392:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 82bd 	bne.w	8002916 <PCD_EP_ISR_Handler+0x782>
 800239c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80023a0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80023a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80023a8:	f000 82b5 	beq.w	8002916 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	61bb      	str	r3, [r7, #24]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	461a      	mov	r2, r3
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	4413      	add	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80023ca:	617b      	str	r3, [r7, #20]
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	881b      	ldrh	r3, [r3, #0]
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	801a      	strh	r2, [r3, #0]
 80023dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80023e2:	d91d      	bls.n	8002420 <PCD_EP_ISR_Handler+0x28c>
 80023e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	095b      	lsrs	r3, r3, #5
 80023ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80023ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	f003 031f 	and.w	r3, r3, #31
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d102      	bne.n	80023fe <PCD_EP_ISR_Handler+0x26a>
 80023f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023fa:	3b01      	subs	r3, #1
 80023fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	b29a      	uxth	r2, r3
 8002404:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002406:	b29b      	uxth	r3, r3
 8002408:	029b      	lsls	r3, r3, #10
 800240a:	b29b      	uxth	r3, r3
 800240c:	4313      	orrs	r3, r2
 800240e:	b29b      	uxth	r3, r3
 8002410:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002414:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002418:	b29a      	uxth	r2, r3
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	801a      	strh	r2, [r3, #0]
 800241e:	e026      	b.n	800246e <PCD_EP_ISR_Handler+0x2da>
 8002420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10a      	bne.n	800243e <PCD_EP_ISR_Handler+0x2aa>
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	b29b      	uxth	r3, r3
 800242e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002436:	b29a      	uxth	r2, r3
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	801a      	strh	r2, [r3, #0]
 800243c:	e017      	b.n	800246e <PCD_EP_ISR_Handler+0x2da>
 800243e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	085b      	lsrs	r3, r3, #1
 8002444:	647b      	str	r3, [r7, #68]	@ 0x44
 8002446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d002      	beq.n	8002458 <PCD_EP_ISR_Handler+0x2c4>
 8002452:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002454:	3301      	adds	r3, #1
 8002456:	647b      	str	r3, [r7, #68]	@ 0x44
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	b29a      	uxth	r2, r3
 800245e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002460:	b29b      	uxth	r3, r3
 8002462:	029b      	lsls	r3, r3, #10
 8002464:	b29b      	uxth	r3, r3
 8002466:	4313      	orrs	r3, r2
 8002468:	b29a      	uxth	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	881b      	ldrh	r3, [r3, #0]
 8002474:	b29b      	uxth	r3, r3
 8002476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800247a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800247e:	827b      	strh	r3, [r7, #18]
 8002480:	8a7b      	ldrh	r3, [r7, #18]
 8002482:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002486:	827b      	strh	r3, [r7, #18]
 8002488:	8a7b      	ldrh	r3, [r7, #18]
 800248a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800248e:	827b      	strh	r3, [r7, #18]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	8a7b      	ldrh	r3, [r7, #18]
 8002496:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800249a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800249e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	8013      	strh	r3, [r2, #0]
 80024aa:	e234      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80024c0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f280 80fc 	bge.w	80026c2 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	461a      	mov	r2, r3
 80024d0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	b29a      	uxth	r2, r3
 80024dc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80024e0:	4013      	ands	r3, r2
 80024e2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4413      	add	r3, r2
 80024f4:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80024f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024fc:	b292      	uxth	r2, r2
 80024fe:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002500:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002504:	4613      	mov	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	4413      	add	r3, r2
 8002514:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002518:	7b1b      	ldrb	r3, [r3, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d125      	bne.n	800256a <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002526:	b29b      	uxth	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4413      	add	r3, r2
 8002532:	3306      	adds	r3, #6
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	6812      	ldr	r2, [r2, #0]
 800253a:	4413      	add	r3, r2
 800253c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002546:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800254a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 8092 	beq.w	8002678 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800255a:	6959      	ldr	r1, [r3, #20]
 800255c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800255e:	88da      	ldrh	r2, [r3, #6]
 8002560:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002564:	f003 ffab 	bl	80064be <USB_ReadPMA>
 8002568:	e086      	b.n	8002678 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800256a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800256c:	78db      	ldrb	r3, [r3, #3]
 800256e:	2b02      	cmp	r3, #2
 8002570:	d10a      	bne.n	8002588 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002572:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002576:	461a      	mov	r2, r3
 8002578:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f9d9 	bl	8002932 <HAL_PCD_EP_DB_Receive>
 8002580:	4603      	mov	r3, r0
 8002582:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002586:	e077      	b.n	8002678 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	461a      	mov	r2, r3
 800258e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	b29b      	uxth	r3, r3
 800259a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800259e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025a2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	441a      	add	r2, r3
 80025b4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80025b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	461a      	mov	r2, r3
 80025d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4413      	add	r3, r2
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	b29b      	uxth	r3, r3
 80025de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d024      	beq.n	8002630 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	461a      	mov	r2, r3
 80025f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	4413      	add	r3, r2
 80025fa:	3302      	adds	r3, #2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	6812      	ldr	r2, [r2, #0]
 8002602:	4413      	add	r3, r2
 8002604:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800260e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002612:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002616:	2b00      	cmp	r3, #0
 8002618:	d02e      	beq.n	8002678 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6818      	ldr	r0, [r3, #0]
 800261e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002620:	6959      	ldr	r1, [r3, #20]
 8002622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002624:	891a      	ldrh	r2, [r3, #8]
 8002626:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800262a:	f003 ff48 	bl	80064be <USB_ReadPMA>
 800262e:	e023      	b.n	8002678 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002638:	b29b      	uxth	r3, r3
 800263a:	461a      	mov	r2, r3
 800263c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4413      	add	r3, r2
 8002644:	3306      	adds	r3, #6
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	4413      	add	r3, r2
 800264e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002652:	881b      	ldrh	r3, [r3, #0]
 8002654:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002658:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800265c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002660:	2b00      	cmp	r3, #0
 8002662:	d009      	beq.n	8002678 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6818      	ldr	r0, [r3, #0]
 8002668:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800266a:	6959      	ldr	r1, [r3, #20]
 800266c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800266e:	895a      	ldrh	r2, [r3, #10]
 8002670:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002674:	f003 ff23 	bl	80064be <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002678:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800267a:	69da      	ldr	r2, [r3, #28]
 800267c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002680:	441a      	add	r2, r3
 8002682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002684:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002688:	695a      	ldr	r2, [r3, #20]
 800268a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800268e:	441a      	add	r2, r3
 8002690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002692:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d005      	beq.n	80026a8 <PCD_EP_ISR_Handler+0x514>
 800269c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80026a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d206      	bcs.n	80026b6 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80026a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	4619      	mov	r1, r3
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f005 fc94 	bl	8007fdc <HAL_PCD_DataOutStageCallback>
 80026b4:	e005      	b.n	80026c2 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026bc:	4618      	mov	r0, r3
 80026be:	f002 f9c9 	bl	8004a54 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80026c2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80026c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f000 8123 	beq.w	8002916 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80026d0:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80026d4:	4613      	mov	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	3310      	adds	r3, #16
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	4413      	add	r3, r2
 80026e2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80026fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026fe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	441a      	add	r2, r3
 8002710:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800271c:	b29b      	uxth	r3, r3
 800271e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002720:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002722:	78db      	ldrb	r3, [r3, #3]
 8002724:	2b01      	cmp	r3, #1
 8002726:	f040 80a2 	bne.w	800286e <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800272a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002730:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002732:	7b1b      	ldrb	r3, [r3, #12]
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 8093 	beq.w	8002860 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800273a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800273e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002742:	2b00      	cmp	r3, #0
 8002744:	d046      	beq.n	80027d4 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002746:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002748:	785b      	ldrb	r3, [r3, #1]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d126      	bne.n	800279c <PCD_EP_ISR_Handler+0x608>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	627b      	str	r3, [r7, #36]	@ 0x24
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800275c:	b29b      	uxth	r3, r3
 800275e:	461a      	mov	r2, r3
 8002760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002762:	4413      	add	r3, r2
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24
 8002766:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	011a      	lsls	r2, r3, #4
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	4413      	add	r3, r2
 8002770:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002774:	623b      	str	r3, [r7, #32]
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	881b      	ldrh	r3, [r3, #0]
 800277a:	b29b      	uxth	r3, r3
 800277c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002780:	b29a      	uxth	r2, r3
 8002782:	6a3b      	ldr	r3, [r7, #32]
 8002784:	801a      	strh	r2, [r3, #0]
 8002786:	6a3b      	ldr	r3, [r7, #32]
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	b29b      	uxth	r3, r3
 800278c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002790:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002794:	b29a      	uxth	r2, r3
 8002796:	6a3b      	ldr	r3, [r7, #32]
 8002798:	801a      	strh	r2, [r3, #0]
 800279a:	e061      	b.n	8002860 <PCD_EP_ISR_Handler+0x6cc>
 800279c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800279e:	785b      	ldrb	r3, [r3, #1]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d15d      	bne.n	8002860 <PCD_EP_ISR_Handler+0x6cc>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	461a      	mov	r2, r3
 80027b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b8:	4413      	add	r3, r2
 80027ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	011a      	lsls	r2, r3, #4
 80027c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027c4:	4413      	add	r3, r2
 80027c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80027ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ce:	2200      	movs	r2, #0
 80027d0:	801a      	strh	r2, [r3, #0]
 80027d2:	e045      	b.n	8002860 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027dc:	785b      	ldrb	r3, [r3, #1]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d126      	bne.n	8002830 <PCD_EP_ISR_Handler+0x69c>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	461a      	mov	r2, r3
 80027f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027f6:	4413      	add	r3, r2
 80027f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80027fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	011a      	lsls	r2, r3, #4
 8002800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002802:	4413      	add	r3, r2
 8002804:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002808:	633b      	str	r3, [r7, #48]	@ 0x30
 800280a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	b29b      	uxth	r3, r3
 8002810:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002814:	b29a      	uxth	r2, r3
 8002816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002818:	801a      	strh	r2, [r3, #0]
 800281a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	b29b      	uxth	r3, r3
 8002820:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002824:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002828:	b29a      	uxth	r2, r3
 800282a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800282c:	801a      	strh	r2, [r3, #0]
 800282e:	e017      	b.n	8002860 <PCD_EP_ISR_Handler+0x6cc>
 8002830:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002832:	785b      	ldrb	r3, [r3, #1]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d113      	bne.n	8002860 <PCD_EP_ISR_Handler+0x6cc>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002840:	b29b      	uxth	r3, r3
 8002842:	461a      	mov	r2, r3
 8002844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002846:	4413      	add	r3, r2
 8002848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800284a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	011a      	lsls	r2, r3, #4
 8002850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002852:	4413      	add	r3, r2
 8002854:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002858:	63bb      	str	r3, [r7, #56]	@ 0x38
 800285a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800285c:	2200      	movs	r2, #0
 800285e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	4619      	mov	r1, r3
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f005 fbd3 	bl	8008012 <HAL_PCD_DataInStageCallback>
 800286c:	e053      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800286e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002876:	2b00      	cmp	r3, #0
 8002878:	d146      	bne.n	8002908 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002882:	b29b      	uxth	r3, r3
 8002884:	461a      	mov	r2, r3
 8002886:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	4413      	add	r3, r2
 800288e:	3302      	adds	r3, #2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	4413      	add	r3, r2
 8002898:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800289c:	881b      	ldrh	r3, [r3, #0]
 800289e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028a2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80028a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a8:	699a      	ldr	r2, [r3, #24]
 80028aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d907      	bls.n	80028c2 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80028b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b4:	699a      	ldr	r2, [r3, #24]
 80028b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80028ba:	1ad2      	subs	r2, r2, r3
 80028bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028be:	619a      	str	r2, [r3, #24]
 80028c0:	e002      	b.n	80028c8 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80028c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028c4:	2200      	movs	r2, #0
 80028c6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80028c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d106      	bne.n	80028de <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80028d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f005 fb9b 	bl	8008012 <HAL_PCD_DataInStageCallback>
 80028dc:	e01b      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80028de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80028e6:	441a      	add	r2, r3
 80028e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ea:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80028ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ee:	69da      	ldr	r2, [r3, #28]
 80028f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80028f4:	441a      	add	r2, r3
 80028f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028f8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002900:	4618      	mov	r0, r3
 8002902:	f002 f8a7 	bl	8004a54 <USB_EPStartXfer>
 8002906:	e006      	b.n	8002916 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002908:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800290c:	461a      	mov	r2, r3
 800290e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 f91b 	bl	8002b4c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800291e:	b29b      	uxth	r3, r3
 8002920:	b21b      	sxth	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	f6ff ac3b 	blt.w	800219e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3758      	adds	r7, #88	@ 0x58
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b088      	sub	sp, #32
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	4613      	mov	r3, r2
 800293e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002940:	88fb      	ldrh	r3, [r7, #6]
 8002942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d07e      	beq.n	8002a48 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002952:	b29b      	uxth	r3, r3
 8002954:	461a      	mov	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	4413      	add	r3, r2
 800295e:	3302      	adds	r3, #2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	6812      	ldr	r2, [r2, #0]
 8002966:	4413      	add	r3, r2
 8002968:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002972:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	699a      	ldr	r2, [r3, #24]
 8002978:	8b7b      	ldrh	r3, [r7, #26]
 800297a:	429a      	cmp	r2, r3
 800297c:	d306      	bcc.n	800298c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	699a      	ldr	r2, [r3, #24]
 8002982:	8b7b      	ldrh	r3, [r7, #26]
 8002984:	1ad2      	subs	r2, r2, r3
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	619a      	str	r2, [r3, #24]
 800298a:	e002      	b.n	8002992 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	2200      	movs	r2, #0
 8002990:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d123      	bne.n	80029e2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4413      	add	r3, r2
 80029a8:	881b      	ldrh	r3, [r3, #0]
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029b4:	833b      	strh	r3, [r7, #24]
 80029b6:	8b3b      	ldrh	r3, [r7, #24]
 80029b8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80029bc:	833b      	strh	r3, [r7, #24]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	441a      	add	r2, r3
 80029cc:	8b3b      	ldrh	r3, [r7, #24]
 80029ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80029d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80029d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029de:	b29b      	uxth	r3, r3
 80029e0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80029e2:	88fb      	ldrh	r3, [r7, #6]
 80029e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01f      	beq.n	8002a2c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	461a      	mov	r2, r3
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a06:	82fb      	strh	r3, [r7, #22]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	441a      	add	r2, r3
 8002a16:	8afb      	ldrh	r3, [r7, #22]
 8002a18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002a2c:	8b7b      	ldrh	r3, [r7, #26]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 8087 	beq.w	8002b42 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6818      	ldr	r0, [r3, #0]
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	6959      	ldr	r1, [r3, #20]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	891a      	ldrh	r2, [r3, #8]
 8002a40:	8b7b      	ldrh	r3, [r7, #26]
 8002a42:	f003 fd3c 	bl	80064be <USB_ReadPMA>
 8002a46:	e07c      	b.n	8002b42 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	461a      	mov	r2, r3
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	4413      	add	r3, r2
 8002a5c:	3306      	adds	r3, #6
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	6812      	ldr	r2, [r2, #0]
 8002a64:	4413      	add	r3, r2
 8002a66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a6a:	881b      	ldrh	r3, [r3, #0]
 8002a6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a70:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	699a      	ldr	r2, [r3, #24]
 8002a76:	8b7b      	ldrh	r3, [r7, #26]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d306      	bcc.n	8002a8a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	699a      	ldr	r2, [r3, #24]
 8002a80:	8b7b      	ldrh	r3, [r7, #26]
 8002a82:	1ad2      	subs	r2, r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	619a      	str	r2, [r3, #24]
 8002a88:	e002      	b.n	8002a90 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d123      	bne.n	8002ae0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	881b      	ldrh	r3, [r3, #0]
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ab2:	83fb      	strh	r3, [r7, #30]
 8002ab4:	8bfb      	ldrh	r3, [r7, #30]
 8002ab6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002aba:	83fb      	strh	r3, [r7, #30]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	441a      	add	r2, r3
 8002aca:	8bfb      	ldrh	r3, [r7, #30]
 8002acc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ad0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ad4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002ae0:	88fb      	ldrh	r3, [r7, #6]
 8002ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d11f      	bne.n	8002b2a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	461a      	mov	r2, r3
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	881b      	ldrh	r3, [r3, #0]
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b04:	83bb      	strh	r3, [r7, #28]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	441a      	add	r2, r3
 8002b14:	8bbb      	ldrh	r3, [r7, #28]
 8002b16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b2a:	8b7b      	ldrh	r3, [r7, #26]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	6959      	ldr	r1, [r3, #20]
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	895a      	ldrh	r2, [r3, #10]
 8002b3c:	8b7b      	ldrh	r3, [r7, #26]
 8002b3e:	f003 fcbe 	bl	80064be <USB_ReadPMA>
    }
  }

  return count;
 8002b42:	8b7b      	ldrh	r3, [r7, #26]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3720      	adds	r7, #32
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b0a4      	sub	sp, #144	@ 0x90
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	4613      	mov	r3, r2
 8002b58:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b5a:	88fb      	ldrh	r3, [r7, #6]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 81dd 	beq.w	8002f20 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	461a      	mov	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	4413      	add	r3, r2
 8002b7a:	3302      	adds	r3, #2
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b8e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	699a      	ldr	r2, [r3, #24]
 8002b96:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d907      	bls.n	8002bae <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	699a      	ldr	r2, [r3, #24]
 8002ba2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ba6:	1ad2      	subs	r2, r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	619a      	str	r2, [r3, #24]
 8002bac:	e002      	b.n	8002bb4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f040 80b9 	bne.w	8002d30 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	785b      	ldrb	r3, [r3, #1]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d126      	bne.n	8002c14 <HAL_PCD_EP_DB_Transmit+0xc8>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bda:	4413      	add	r3, r2
 8002bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	011a      	lsls	r2, r3, #4
 8002be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be6:	4413      	add	r3, r2
 8002be8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002bec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfc:	801a      	strh	r2, [r3, #0]
 8002bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c10:	801a      	strh	r2, [r3, #0]
 8002c12:	e01a      	b.n	8002c4a <HAL_PCD_EP_DB_Transmit+0xfe>
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	785b      	ldrb	r3, [r3, #1]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d116      	bne.n	8002c4a <HAL_PCD_EP_DB_Transmit+0xfe>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c30:	4413      	add	r3, r2
 8002c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	011a      	lsls	r2, r3, #4
 8002c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002c42:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c46:	2200      	movs	r2, #0
 8002c48:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	785b      	ldrb	r3, [r3, #1]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d126      	bne.n	8002ca6 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	61fb      	str	r3, [r7, #28]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	461a      	mov	r2, r3
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	61fb      	str	r3, [r7, #28]
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	011a      	lsls	r2, r3, #4
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	4413      	add	r3, r2
 8002c7a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002c7e:	61bb      	str	r3, [r7, #24]
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	801a      	strh	r2, [r3, #0]
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	881b      	ldrh	r3, [r3, #0]
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	801a      	strh	r2, [r3, #0]
 8002ca4:	e017      	b.n	8002cd6 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	785b      	ldrb	r3, [r3, #1]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d113      	bne.n	8002cd6 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	4413      	add	r3, r2
 8002cbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	011a      	lsls	r2, r3, #4
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	4413      	add	r3, r2
 8002cca:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002cce:	623b      	str	r3, [r7, #32]
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f005 f998 	bl	8008012 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 82fc 	beq.w	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d08:	82fb      	strh	r3, [r7, #22]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	441a      	add	r2, r3
 8002d18:	8afb      	ldrh	r3, [r7, #22]
 8002d1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	8013      	strh	r3, [r2, #0]
 8002d2e:	e2da      	b.n	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002d30:	88fb      	ldrh	r3, [r7, #6]
 8002d32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d021      	beq.n	8002d7e <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d54:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	441a      	add	r2, r3
 8002d66:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002d6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	f040 82ae 	bne.w	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	695a      	ldr	r2, [r3, #20]
 8002d8e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002d92:	441a      	add	r2, r3
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	69da      	ldr	r2, [r3, #28]
 8002d9c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002da0:	441a      	add	r2, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	6a1a      	ldr	r2, [r3, #32]
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d30b      	bcc.n	8002dca <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	6a1a      	ldr	r2, [r3, #32]
 8002dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dc2:	1ad2      	subs	r2, r2, r3
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	621a      	str	r2, [r3, #32]
 8002dc8:	e017      	b.n	8002dfa <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d108      	bne.n	8002de4 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002dd2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002dd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002de2:	e00a      	b.n	8002dfa <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2200      	movs	r2, #0
 8002df8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	785b      	ldrb	r3, [r3, #1]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d165      	bne.n	8002ece <HAL_PCD_EP_DB_Transmit+0x382>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	461a      	mov	r2, r3
 8002e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e16:	4413      	add	r3, r2
 8002e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	011a      	lsls	r2, r3, #4
 8002e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e22:	4413      	add	r3, r2
 8002e24:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002e28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e38:	801a      	strh	r2, [r3, #0]
 8002e3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002e40:	d91d      	bls.n	8002e7e <HAL_PCD_EP_DB_Transmit+0x332>
 8002e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e46:	095b      	lsrs	r3, r3, #5
 8002e48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e4e:	f003 031f 	and.w	r3, r3, #31
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d102      	bne.n	8002e5c <HAL_PCD_EP_DB_Transmit+0x310>
 8002e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	029b      	lsls	r3, r3, #10
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7a:	801a      	strh	r2, [r3, #0]
 8002e7c:	e044      	b.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002e7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10a      	bne.n	8002e9c <HAL_PCD_EP_DB_Transmit+0x350>
 8002e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e88:	881b      	ldrh	r3, [r3, #0]
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e98:	801a      	strh	r2, [r3, #0]
 8002e9a:	e035      	b.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002e9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ea0:	085b      	lsrs	r3, r3, #1
 8002ea2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ea4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002eb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eb8:	881b      	ldrh	r3, [r3, #0]
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	029b      	lsls	r3, r3, #10
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	b29a      	uxth	r2, r3
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eca:	801a      	strh	r2, [r3, #0]
 8002ecc:	e01c      	b.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	785b      	ldrb	r3, [r3, #1]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d118      	bne.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	647b      	str	r3, [r7, #68]	@ 0x44
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eea:	4413      	add	r3, r2
 8002eec:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	011a      	lsls	r2, r3, #4
 8002ef4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ef6:	4413      	add	r3, r2
 8002ef8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002efc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f06:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6818      	ldr	r0, [r3, #0]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	6959      	ldr	r1, [r3, #20]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	891a      	ldrh	r2, [r3, #8]
 8002f14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	f003 fa8a 	bl	8006432 <USB_WritePMA>
 8002f1e:	e1e2      	b.n	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	4413      	add	r3, r2
 8002f34:	3306      	adds	r3, #6
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f48:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	699a      	ldr	r2, [r3, #24]
 8002f50:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d307      	bcc.n	8002f68 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	699a      	ldr	r2, [r3, #24]
 8002f5c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002f60:	1ad2      	subs	r2, r2, r3
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	619a      	str	r2, [r3, #24]
 8002f66:	e002      	b.n	8002f6e <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 80c0 	bne.w	80030f8 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	785b      	ldrb	r3, [r3, #1]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d126      	bne.n	8002fce <HAL_PCD_EP_DB_Transmit+0x482>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f94:	4413      	add	r3, r2
 8002f96:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	011a      	lsls	r2, r3, #4
 8002f9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fa0:	4413      	add	r3, r2
 8002fa2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002fa6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fb6:	801a      	strh	r2, [r3, #0]
 8002fb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fca:	801a      	strh	r2, [r3, #0]
 8002fcc:	e01a      	b.n	8003004 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	785b      	ldrb	r3, [r3, #1]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d116      	bne.n	8003004 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	667b      	str	r3, [r7, #100]	@ 0x64
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fea:	4413      	add	r3, r2
 8002fec:	667b      	str	r3, [r7, #100]	@ 0x64
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	011a      	lsls	r2, r3, #4
 8002ff4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ff6:	4413      	add	r3, r2
 8002ff8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002ffc:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ffe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003000:	2200      	movs	r2, #0
 8003002:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	677b      	str	r3, [r7, #116]	@ 0x74
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	785b      	ldrb	r3, [r3, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d12b      	bne.n	800306a <HAL_PCD_EP_DB_Transmit+0x51e>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003020:	b29b      	uxth	r3, r3
 8003022:	461a      	mov	r2, r3
 8003024:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003026:	4413      	add	r3, r2
 8003028:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	011a      	lsls	r2, r3, #4
 8003030:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003032:	4413      	add	r3, r2
 8003034:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003038:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800303c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003040:	881b      	ldrh	r3, [r3, #0]
 8003042:	b29b      	uxth	r3, r3
 8003044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003048:	b29a      	uxth	r2, r3
 800304a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800304e:	801a      	strh	r2, [r3, #0]
 8003050:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003054:	881b      	ldrh	r3, [r3, #0]
 8003056:	b29b      	uxth	r3, r3
 8003058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800305c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003060:	b29a      	uxth	r2, r3
 8003062:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003066:	801a      	strh	r2, [r3, #0]
 8003068:	e017      	b.n	800309a <HAL_PCD_EP_DB_Transmit+0x54e>
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	785b      	ldrb	r3, [r3, #1]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d113      	bne.n	800309a <HAL_PCD_EP_DB_Transmit+0x54e>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800307a:	b29b      	uxth	r3, r3
 800307c:	461a      	mov	r2, r3
 800307e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003080:	4413      	add	r3, r2
 8003082:	677b      	str	r3, [r7, #116]	@ 0x74
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	011a      	lsls	r2, r3, #4
 800308a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800308c:	4413      	add	r3, r2
 800308e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003092:	673b      	str	r3, [r7, #112]	@ 0x70
 8003094:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003096:	2200      	movs	r2, #0
 8003098:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	4619      	mov	r1, r3
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f004 ffb6 	bl	8008012 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80030a6:	88fb      	ldrh	r3, [r7, #6]
 80030a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f040 811a 	bne.w	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030cc:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	461a      	mov	r2, r3
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	441a      	add	r2, r3
 80030de:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80030e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80030e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80030ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	8013      	strh	r3, [r2, #0]
 80030f6:	e0f6      	b.n	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d121      	bne.n	8003146 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	461a      	mov	r2, r3
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	4413      	add	r3, r2
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	b29b      	uxth	r3, r3
 8003114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800311c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	461a      	mov	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	441a      	add	r2, r3
 800312e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003132:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003136:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800313a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800313e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003142:	b29b      	uxth	r3, r3
 8003144:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800314c:	2b01      	cmp	r3, #1
 800314e:	f040 80ca 	bne.w	80032e6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	695a      	ldr	r2, [r3, #20]
 8003156:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800315a:	441a      	add	r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	69da      	ldr	r2, [r3, #28]
 8003164:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003168:	441a      	add	r2, r3
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	6a1a      	ldr	r2, [r3, #32]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	429a      	cmp	r2, r3
 8003178:	d30b      	bcc.n	8003192 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	6a1a      	ldr	r2, [r3, #32]
 8003186:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800318a:	1ad2      	subs	r2, r2, r3
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	621a      	str	r2, [r3, #32]
 8003190:	e017      	b.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d108      	bne.n	80031ac <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 800319a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800319e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80031aa:	e00a      	b.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2200      	movs	r2, #0
 80031b8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	785b      	ldrb	r3, [r3, #1]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d165      	bne.n	800329c <HAL_PCD_EP_DB_Transmit+0x750>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031de:	b29b      	uxth	r3, r3
 80031e0:	461a      	mov	r2, r3
 80031e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031e4:	4413      	add	r3, r2
 80031e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	011a      	lsls	r2, r3, #4
 80031ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031f0:	4413      	add	r3, r2
 80031f2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80031f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80031f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031fa:	881b      	ldrh	r3, [r3, #0]
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003202:	b29a      	uxth	r2, r3
 8003204:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003206:	801a      	strh	r2, [r3, #0]
 8003208:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800320c:	2b3e      	cmp	r3, #62	@ 0x3e
 800320e:	d91d      	bls.n	800324c <HAL_PCD_EP_DB_Transmit+0x700>
 8003210:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003214:	095b      	lsrs	r3, r3, #5
 8003216:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003218:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	2b00      	cmp	r3, #0
 8003222:	d102      	bne.n	800322a <HAL_PCD_EP_DB_Transmit+0x6de>
 8003224:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003226:	3b01      	subs	r3, #1
 8003228:	66bb      	str	r3, [r7, #104]	@ 0x68
 800322a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	b29a      	uxth	r2, r3
 8003230:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003232:	b29b      	uxth	r3, r3
 8003234:	029b      	lsls	r3, r3, #10
 8003236:	b29b      	uxth	r3, r3
 8003238:	4313      	orrs	r3, r2
 800323a:	b29b      	uxth	r3, r3
 800323c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003240:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003244:	b29a      	uxth	r2, r3
 8003246:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003248:	801a      	strh	r2, [r3, #0]
 800324a:	e041      	b.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x784>
 800324c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10a      	bne.n	800326a <HAL_PCD_EP_DB_Transmit+0x71e>
 8003254:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003256:	881b      	ldrh	r3, [r3, #0]
 8003258:	b29b      	uxth	r3, r3
 800325a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800325e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003262:	b29a      	uxth	r2, r3
 8003264:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003266:	801a      	strh	r2, [r3, #0]
 8003268:	e032      	b.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x784>
 800326a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800326e:	085b      	lsrs	r3, r3, #1
 8003270:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003272:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d002      	beq.n	8003284 <HAL_PCD_EP_DB_Transmit+0x738>
 800327e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003280:	3301      	adds	r3, #1
 8003282:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003284:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003286:	881b      	ldrh	r3, [r3, #0]
 8003288:	b29a      	uxth	r2, r3
 800328a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800328c:	b29b      	uxth	r3, r3
 800328e:	029b      	lsls	r3, r3, #10
 8003290:	b29b      	uxth	r3, r3
 8003292:	4313      	orrs	r3, r2
 8003294:	b29a      	uxth	r2, r3
 8003296:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003298:	801a      	strh	r2, [r3, #0]
 800329a:	e019      	b.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x784>
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	785b      	ldrb	r3, [r3, #1]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d115      	bne.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x784>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	461a      	mov	r2, r3
 80032b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032b2:	4413      	add	r3, r2
 80032b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	011a      	lsls	r2, r3, #4
 80032bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032be:	4413      	add	r3, r2
 80032c0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80032c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80032c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032ce:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6818      	ldr	r0, [r3, #0]
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	6959      	ldr	r1, [r3, #20]
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	895a      	ldrh	r2, [r3, #10]
 80032dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	f003 f8a6 	bl	8006432 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003300:	82bb      	strh	r3, [r7, #20]
 8003302:	8abb      	ldrh	r3, [r7, #20]
 8003304:	f083 0310 	eor.w	r3, r3, #16
 8003308:	82bb      	strh	r3, [r7, #20]
 800330a:	8abb      	ldrh	r3, [r7, #20]
 800330c:	f083 0320 	eor.w	r3, r3, #32
 8003310:	82bb      	strh	r3, [r7, #20]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	441a      	add	r2, r3
 8003320:	8abb      	ldrh	r3, [r7, #20]
 8003322:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003326:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800332a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800332e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003332:	b29b      	uxth	r3, r3
 8003334:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3790      	adds	r7, #144	@ 0x90
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003340:	b480      	push	{r7}
 8003342:	b087      	sub	sp, #28
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	460b      	mov	r3, r1
 800334c:	817b      	strh	r3, [r7, #10]
 800334e:	4613      	mov	r3, r2
 8003350:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003352:	897b      	ldrh	r3, [r7, #10]
 8003354:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00b      	beq.n	8003376 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800335e:	897b      	ldrh	r3, [r7, #10]
 8003360:	f003 0207 	and.w	r2, r3, #7
 8003364:	4613      	mov	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	3310      	adds	r3, #16
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4413      	add	r3, r2
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	e009      	b.n	800338a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003376:	897a      	ldrh	r2, [r7, #10]
 8003378:	4613      	mov	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800338a:	893b      	ldrh	r3, [r7, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d107      	bne.n	80033a0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	2200      	movs	r2, #0
 8003394:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	b29a      	uxth	r2, r3
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	80da      	strh	r2, [r3, #6]
 800339e:	e00b      	b.n	80033b8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	2201      	movs	r2, #1
 80033a4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	0c1b      	lsrs	r3, r3, #16
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	371c      	adds	r7, #28
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e272      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8087 	beq.w	80034f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033e4:	4b92      	ldr	r3, [pc, #584]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d00c      	beq.n	800340a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033f0:	4b8f      	ldr	r3, [pc, #572]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f003 030c 	and.w	r3, r3, #12
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d112      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e>
 80033fc:	4b8c      	ldr	r3, [pc, #560]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003408:	d10b      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340a:	4b89      	ldr	r3, [pc, #548]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d06c      	beq.n	80034f0 <HAL_RCC_OscConfig+0x12c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d168      	bne.n	80034f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e24c      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800342a:	d106      	bne.n	800343a <HAL_RCC_OscConfig+0x76>
 800342c:	4b80      	ldr	r3, [pc, #512]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a7f      	ldr	r2, [pc, #508]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	e02e      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10c      	bne.n	800345c <HAL_RCC_OscConfig+0x98>
 8003442:	4b7b      	ldr	r3, [pc, #492]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a7a      	ldr	r2, [pc, #488]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003448:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	4b78      	ldr	r3, [pc, #480]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a77      	ldr	r2, [pc, #476]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003454:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	e01d      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003464:	d10c      	bne.n	8003480 <HAL_RCC_OscConfig+0xbc>
 8003466:	4b72      	ldr	r3, [pc, #456]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a71      	ldr	r2, [pc, #452]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800346c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	4b6f      	ldr	r3, [pc, #444]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a6e      	ldr	r2, [pc, #440]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800347c:	6013      	str	r3, [r2, #0]
 800347e:	e00b      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 8003480:	4b6b      	ldr	r3, [pc, #428]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a6a      	ldr	r2, [pc, #424]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	4b68      	ldr	r3, [pc, #416]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a67      	ldr	r2, [pc, #412]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003492:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003496:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d013      	beq.n	80034c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a0:	f7fd faec 	bl	8000a7c <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a8:	f7fd fae8 	bl	8000a7c <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b64      	cmp	r3, #100	@ 0x64
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e200      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0xe4>
 80034c6:	e014      	b.n	80034f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c8:	f7fd fad8 	bl	8000a7c <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d0:	f7fd fad4 	bl	8000a7c <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b64      	cmp	r3, #100	@ 0x64
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e1ec      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e2:	4b53      	ldr	r3, [pc, #332]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f0      	bne.n	80034d0 <HAL_RCC_OscConfig+0x10c>
 80034ee:	e000      	b.n	80034f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d063      	beq.n	80035c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034fe:	4b4c      	ldr	r3, [pc, #304]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800350a:	4b49      	ldr	r3, [pc, #292]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b08      	cmp	r3, #8
 8003514:	d11c      	bne.n	8003550 <HAL_RCC_OscConfig+0x18c>
 8003516:	4b46      	ldr	r3, [pc, #280]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d116      	bne.n	8003550 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003522:	4b43      	ldr	r3, [pc, #268]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_RCC_OscConfig+0x176>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d001      	beq.n	800353a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e1c0      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353a:	4b3d      	ldr	r3, [pc, #244]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4939      	ldr	r1, [pc, #228]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800354a:	4313      	orrs	r3, r2
 800354c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800354e:	e03a      	b.n	80035c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d020      	beq.n	800359a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003558:	4b36      	ldr	r3, [pc, #216]	@ (8003634 <HAL_RCC_OscConfig+0x270>)
 800355a:	2201      	movs	r2, #1
 800355c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355e:	f7fd fa8d 	bl	8000a7c <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003566:	f7fd fa89 	bl	8000a7c <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e1a1      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003578:	4b2d      	ldr	r3, [pc, #180]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0f0      	beq.n	8003566 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003584:	4b2a      	ldr	r3, [pc, #168]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	4927      	ldr	r1, [pc, #156]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003594:	4313      	orrs	r3, r2
 8003596:	600b      	str	r3, [r1, #0]
 8003598:	e015      	b.n	80035c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800359a:	4b26      	ldr	r3, [pc, #152]	@ (8003634 <HAL_RCC_OscConfig+0x270>)
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a0:	f7fd fa6c 	bl	8000a7c <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a8:	f7fd fa68 	bl	8000a7c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e180      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d03a      	beq.n	8003648 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d019      	beq.n	800360e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035da:	4b17      	ldr	r3, [pc, #92]	@ (8003638 <HAL_RCC_OscConfig+0x274>)
 80035dc:	2201      	movs	r2, #1
 80035de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e0:	f7fd fa4c 	bl	8000a7c <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e8:	f7fd fa48 	bl	8000a7c <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e160      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003606:	2001      	movs	r0, #1
 8003608:	f000 faba 	bl	8003b80 <RCC_Delay>
 800360c:	e01c      	b.n	8003648 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360e:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <HAL_RCC_OscConfig+0x274>)
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003614:	f7fd fa32 	bl	8000a7c <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800361a:	e00f      	b.n	800363c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800361c:	f7fd fa2e 	bl	8000a7c <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d908      	bls.n	800363c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e146      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
 8003634:	42420000 	.word	0x42420000
 8003638:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800363c:	4b92      	ldr	r3, [pc, #584]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1e9      	bne.n	800361c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80a6 	beq.w	80037a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003656:	2300      	movs	r3, #0
 8003658:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365a:	4b8b      	ldr	r3, [pc, #556]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10d      	bne.n	8003682 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003666:	4b88      	ldr	r3, [pc, #544]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	4a87      	ldr	r2, [pc, #540]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800366c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003670:	61d3      	str	r3, [r2, #28]
 8003672:	4b85      	ldr	r3, [pc, #532]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800367e:	2301      	movs	r3, #1
 8003680:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003682:	4b82      	ldr	r3, [pc, #520]	@ (800388c <HAL_RCC_OscConfig+0x4c8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368a:	2b00      	cmp	r3, #0
 800368c:	d118      	bne.n	80036c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800368e:	4b7f      	ldr	r3, [pc, #508]	@ (800388c <HAL_RCC_OscConfig+0x4c8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a7e      	ldr	r2, [pc, #504]	@ (800388c <HAL_RCC_OscConfig+0x4c8>)
 8003694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800369a:	f7fd f9ef 	bl	8000a7c <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a2:	f7fd f9eb 	bl	8000a7c <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b64      	cmp	r3, #100	@ 0x64
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e103      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b4:	4b75      	ldr	r3, [pc, #468]	@ (800388c <HAL_RCC_OscConfig+0x4c8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f0      	beq.n	80036a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d106      	bne.n	80036d6 <HAL_RCC_OscConfig+0x312>
 80036c8:	4b6f      	ldr	r3, [pc, #444]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a6e      	ldr	r2, [pc, #440]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	6213      	str	r3, [r2, #32]
 80036d4:	e02d      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCC_OscConfig+0x334>
 80036de:	4b6a      	ldr	r3, [pc, #424]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4a69      	ldr	r2, [pc, #420]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	f023 0301 	bic.w	r3, r3, #1
 80036e8:	6213      	str	r3, [r2, #32]
 80036ea:	4b67      	ldr	r3, [pc, #412]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	4a66      	ldr	r2, [pc, #408]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	f023 0304 	bic.w	r3, r3, #4
 80036f4:	6213      	str	r3, [r2, #32]
 80036f6:	e01c      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b05      	cmp	r3, #5
 80036fe:	d10c      	bne.n	800371a <HAL_RCC_OscConfig+0x356>
 8003700:	4b61      	ldr	r3, [pc, #388]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a60      	ldr	r2, [pc, #384]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003706:	f043 0304 	orr.w	r3, r3, #4
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	4b5e      	ldr	r3, [pc, #376]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	4a5d      	ldr	r2, [pc, #372]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003712:	f043 0301 	orr.w	r3, r3, #1
 8003716:	6213      	str	r3, [r2, #32]
 8003718:	e00b      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 800371a:	4b5b      	ldr	r3, [pc, #364]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a5a      	ldr	r2, [pc, #360]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003720:	f023 0301 	bic.w	r3, r3, #1
 8003724:	6213      	str	r3, [r2, #32]
 8003726:	4b58      	ldr	r3, [pc, #352]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	4a57      	ldr	r2, [pc, #348]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800372c:	f023 0304 	bic.w	r3, r3, #4
 8003730:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d015      	beq.n	8003766 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373a:	f7fd f99f 	bl	8000a7c <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fd f99b 	bl	8000a7c <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e0b1      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003758:	4b4b      	ldr	r3, [pc, #300]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0ee      	beq.n	8003742 <HAL_RCC_OscConfig+0x37e>
 8003764:	e014      	b.n	8003790 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003766:	f7fd f989 	bl	8000a7c <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800376c:	e00a      	b.n	8003784 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376e:	f7fd f985 	bl	8000a7c <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f241 3288 	movw	r2, #5000	@ 0x1388
 800377c:	4293      	cmp	r3, r2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e09b      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003784:	4b40      	ldr	r3, [pc, #256]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1ee      	bne.n	800376e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003790:	7dfb      	ldrb	r3, [r7, #23]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d105      	bne.n	80037a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003796:	4b3c      	ldr	r3, [pc, #240]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	4a3b      	ldr	r2, [pc, #236]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800379c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f000 8087 	beq.w	80038ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037ac:	4b36      	ldr	r3, [pc, #216]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 030c 	and.w	r3, r3, #12
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d061      	beq.n	800387c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d146      	bne.n	800384e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c0:	4b33      	ldr	r3, [pc, #204]	@ (8003890 <HAL_RCC_OscConfig+0x4cc>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c6:	f7fd f959 	bl	8000a7c <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ce:	f7fd f955 	bl	8000a7c <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e06d      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e0:	4b29      	ldr	r3, [pc, #164]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f0      	bne.n	80037ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f4:	d108      	bne.n	8003808 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037f6:	4b24      	ldr	r3, [pc, #144]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	4921      	ldr	r1, [pc, #132]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003808:	4b1f      	ldr	r3, [pc, #124]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a19      	ldr	r1, [r3, #32]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003818:	430b      	orrs	r3, r1
 800381a:	491b      	ldr	r1, [pc, #108]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003820:	4b1b      	ldr	r3, [pc, #108]	@ (8003890 <HAL_RCC_OscConfig+0x4cc>)
 8003822:	2201      	movs	r2, #1
 8003824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7fd f929 	bl	8000a7c <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382e:	f7fd f925 	bl	8000a7c <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e03d      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003840:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0f0      	beq.n	800382e <HAL_RCC_OscConfig+0x46a>
 800384c:	e035      	b.n	80038ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800384e:	4b10      	ldr	r3, [pc, #64]	@ (8003890 <HAL_RCC_OscConfig+0x4cc>)
 8003850:	2200      	movs	r2, #0
 8003852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003854:	f7fd f912 	bl	8000a7c <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385c:	f7fd f90e 	bl	8000a7c <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e026      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800386e:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x498>
 800387a:	e01e      	b.n	80038ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d107      	bne.n	8003894 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e019      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
 8003888:	40021000 	.word	0x40021000
 800388c:	40007000 	.word	0x40007000
 8003890:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003894:	4b0b      	ldr	r3, [pc, #44]	@ (80038c4 <HAL_RCC_OscConfig+0x500>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d106      	bne.n	80038b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40021000 	.word	0x40021000

080038c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d101      	bne.n	80038dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e0d0      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d910      	bls.n	800390c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ea:	4b67      	ldr	r3, [pc, #412]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f023 0207 	bic.w	r2, r3, #7
 80038f2:	4965      	ldr	r1, [pc, #404]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038fa:	4b63      	ldr	r3, [pc, #396]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d001      	beq.n	800390c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e0b8      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d020      	beq.n	800395a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003924:	4b59      	ldr	r3, [pc, #356]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	4a58      	ldr	r2, [pc, #352]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 800392a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800392e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0308 	and.w	r3, r3, #8
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800393c:	4b53      	ldr	r3, [pc, #332]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4a52      	ldr	r2, [pc, #328]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003946:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003948:	4b50      	ldr	r3, [pc, #320]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	494d      	ldr	r1, [pc, #308]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003956:	4313      	orrs	r3, r2
 8003958:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d040      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d107      	bne.n	800397e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396e:	4b47      	ldr	r3, [pc, #284]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d115      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e07f      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d107      	bne.n	8003996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003986:	4b41      	ldr	r3, [pc, #260]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e073      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003996:	4b3d      	ldr	r3, [pc, #244]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e06b      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039a6:	4b39      	ldr	r3, [pc, #228]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f023 0203 	bic.w	r2, r3, #3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	4936      	ldr	r1, [pc, #216]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039b8:	f7fd f860 	bl	8000a7c <HAL_GetTick>
 80039bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039be:	e00a      	b.n	80039d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c0:	f7fd f85c 	bl	8000a7c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e053      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d6:	4b2d      	ldr	r3, [pc, #180]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f003 020c 	and.w	r2, r3, #12
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d1eb      	bne.n	80039c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039e8:	4b27      	ldr	r3, [pc, #156]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0307 	and.w	r3, r3, #7
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d210      	bcs.n	8003a18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f6:	4b24      	ldr	r3, [pc, #144]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f023 0207 	bic.w	r2, r3, #7
 80039fe:	4922      	ldr	r1, [pc, #136]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a06:	4b20      	ldr	r3, [pc, #128]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d001      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e032      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d008      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a24:	4b19      	ldr	r3, [pc, #100]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	4916      	ldr	r1, [pc, #88]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0308 	and.w	r3, r3, #8
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d009      	beq.n	8003a56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a42:	4b12      	ldr	r3, [pc, #72]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	490e      	ldr	r1, [pc, #56]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a56:	f000 f821 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	091b      	lsrs	r3, r3, #4
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	490a      	ldr	r1, [pc, #40]	@ (8003a90 <HAL_RCC_ClockConfig+0x1c8>)
 8003a68:	5ccb      	ldrb	r3, [r1, r3]
 8003a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6e:	4a09      	ldr	r2, [pc, #36]	@ (8003a94 <HAL_RCC_ClockConfig+0x1cc>)
 8003a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a72:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <HAL_RCC_ClockConfig+0x1d0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7fc ffbe 	bl	80009f8 <HAL_InitTick>

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	40022000 	.word	0x40022000
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	08008578 	.word	0x08008578
 8003a94:	20000000 	.word	0x20000000
 8003a98:	20000004 	.word	0x20000004

08003a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	d002      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x30>
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d003      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x36>
 8003aca:	e027      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003acc:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ace:	613b      	str	r3, [r7, #16]
      break;
 8003ad0:	e027      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	0c9b      	lsrs	r3, r3, #18
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	4a17      	ldr	r2, [pc, #92]	@ (8003b38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003adc:	5cd3      	ldrb	r3, [r2, r3]
 8003ade:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d010      	beq.n	8003b0c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003aea:	4b11      	ldr	r3, [pc, #68]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x94>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	0c5b      	lsrs	r3, r3, #17
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	4a11      	ldr	r2, [pc, #68]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003af6:	5cd3      	ldrb	r3, [r2, r3]
 8003af8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a0d      	ldr	r2, [pc, #52]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x98>)
 8003afe:	fb03 f202 	mul.w	r2, r3, r2
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	e004      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a0c      	ldr	r2, [pc, #48]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b10:	fb02 f303 	mul.w	r3, r2, r3
 8003b14:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	613b      	str	r3, [r7, #16]
      break;
 8003b1a:	e002      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b1c:	4b05      	ldr	r3, [pc, #20]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b1e:	613b      	str	r3, [r7, #16]
      break;
 8003b20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b22:	693b      	ldr	r3, [r7, #16]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	371c      	adds	r7, #28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40021000 	.word	0x40021000
 8003b34:	007a1200 	.word	0x007a1200
 8003b38:	08008590 	.word	0x08008590
 8003b3c:	080085a0 	.word	0x080085a0
 8003b40:	003d0900 	.word	0x003d0900

08003b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b48:	4b02      	ldr	r3, [pc, #8]	@ (8003b54 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr
 8003b54:	20000000 	.word	0x20000000

08003b58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b5c:	f7ff fff2 	bl	8003b44 <HAL_RCC_GetHCLKFreq>
 8003b60:	4602      	mov	r2, r0
 8003b62:	4b05      	ldr	r3, [pc, #20]	@ (8003b78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	0a1b      	lsrs	r3, r3, #8
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	4903      	ldr	r1, [pc, #12]	@ (8003b7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b6e:	5ccb      	ldrb	r3, [r1, r3]
 8003b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	08008588 	.word	0x08008588

08003b80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b88:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb4 <RCC_Delay+0x34>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb8 <RCC_Delay+0x38>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	0a5b      	lsrs	r3, r3, #9
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
 8003b9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b9c:	bf00      	nop
  }
  while (Delay --);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	1e5a      	subs	r2, r3, #1
 8003ba2:	60fa      	str	r2, [r7, #12]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1f9      	bne.n	8003b9c <RCC_Delay+0x1c>
}
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr
 8003bb4:	20000000 	.word	0x20000000
 8003bb8:	10624dd3 	.word	0x10624dd3

08003bbc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	613b      	str	r3, [r7, #16]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d07d      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bdc:	4b4f      	ldr	r3, [pc, #316]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bde:	69db      	ldr	r3, [r3, #28]
 8003be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10d      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be8:	4b4c      	ldr	r3, [pc, #304]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	4a4b      	ldr	r2, [pc, #300]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bf2:	61d3      	str	r3, [r2, #28]
 8003bf4:	4b49      	ldr	r3, [pc, #292]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bfc:	60bb      	str	r3, [r7, #8]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c00:	2301      	movs	r3, #1
 8003c02:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c04:	4b46      	ldr	r3, [pc, #280]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d118      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c10:	4b43      	ldr	r3, [pc, #268]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a42      	ldr	r2, [pc, #264]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c1c:	f7fc ff2e 	bl	8000a7c <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c22:	e008      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c24:	f7fc ff2a 	bl	8000a7c <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b64      	cmp	r3, #100	@ 0x64
 8003c30:	d901      	bls.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e06d      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c36:	4b3a      	ldr	r3, [pc, #232]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c42:	4b36      	ldr	r3, [pc, #216]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c4a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d02e      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d027      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c60:	4b2e      	ldr	r3, [pc, #184]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c68:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c70:	4b2c      	ldr	r3, [pc, #176]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c76:	4a29      	ldr	r2, [pc, #164]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d014      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c86:	f7fc fef9 	bl	8000a7c <HAL_GetTick>
 8003c8a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8c:	e00a      	b.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c8e:	f7fc fef5 	bl	8000a7c <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e036      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0ee      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4917      	ldr	r1, [pc, #92]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cc2:	7dfb      	ldrb	r3, [r7, #23]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d105      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc8:	4b14      	ldr	r3, [pc, #80]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cca:	69db      	ldr	r3, [r3, #28]
 8003ccc:	4a13      	ldr	r2, [pc, #76]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cd2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	490b      	ldr	r1, [pc, #44]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0310 	and.w	r3, r3, #16
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d008      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cfe:	4b07      	ldr	r3, [pc, #28]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	4904      	ldr	r1, [pc, #16]	@ (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3718      	adds	r7, #24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	40007000 	.word	0x40007000
 8003d24:	42420440 	.word	0x42420440

08003d28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e076      	b.n	8003e28 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d108      	bne.n	8003d54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d4a:	d009      	beq.n	8003d60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	61da      	str	r2, [r3, #28]
 8003d52:	e005      	b.n	8003d60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d106      	bne.n	8003d80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fc fd76 	bl	800086c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003da8:	431a      	orrs	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de4:	ea42 0103 	orr.w	r1, r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	0c1a      	lsrs	r2, r3, #16
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f002 0204 	and.w	r2, r2, #4
 8003e06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	69da      	ldr	r2, [r3, #28]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	4638      	mov	r0, r7
 8003e3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc80      	pop	{r7}
 8003e48:	4770      	bx	lr

08003e4a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b085      	sub	sp, #20
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e5a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003e5e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr

08003e76 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b085      	sub	sp, #20
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e7e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003e82:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	43db      	mvns	r3, r3
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	4013      	ands	r3, r2
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bc80      	pop	{r7}
 8003ec0:	4770      	bx	lr

08003ec2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b085      	sub	sp, #20
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	60f8      	str	r0, [r7, #12]
 8003eca:	4638      	mov	r0, r7
 8003ecc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bc80      	pop	{r7}
 8003efa:	4770      	bx	lr

08003efc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b09d      	sub	sp, #116	@ 0x74
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f22:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	78db      	ldrb	r3, [r3, #3]
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	d81f      	bhi.n	8003f6e <USB_ActivateEndpoint+0x72>
 8003f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f34 <USB_ActivateEndpoint+0x38>)
 8003f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f34:	08003f45 	.word	0x08003f45
 8003f38:	08003f61 	.word	0x08003f61
 8003f3c:	08003f77 	.word	0x08003f77
 8003f40:	08003f53 	.word	0x08003f53
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003f44:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f4c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f50:	e012      	b.n	8003f78 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003f52:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f56:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003f5a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f5e:	e00b      	b.n	8003f78 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003f60:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f6c:	e004      	b.n	8003f78 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8003f74:	e000      	b.n	8003f78 <USB_ActivateEndpoint+0x7c>
      break;
 8003f76:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	441a      	add	r2, r3
 8003f82:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	881b      	ldrh	r3, [r3, #0]
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	7812      	ldrb	r2, [r2, #0]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	441a      	add	r2, r3
 8003fc6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8003fca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	7b1b      	ldrb	r3, [r3, #12]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f040 8178 	bne.w	80042d8 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	785b      	ldrb	r3, [r3, #1]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 8084 	beq.w	80040fa <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	61bb      	str	r3, [r7, #24]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	461a      	mov	r2, r3
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	4413      	add	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	011a      	lsls	r2, r3, #4
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	4413      	add	r3, r2
 8004010:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004014:	617b      	str	r3, [r7, #20]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	88db      	ldrh	r3, [r3, #6]
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	b29b      	uxth	r3, r3
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	b29a      	uxth	r2, r3
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	4413      	add	r3, r2
 8004030:	881b      	ldrh	r3, [r3, #0]
 8004032:	827b      	strh	r3, [r7, #18]
 8004034:	8a7b      	ldrh	r3, [r7, #18]
 8004036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403a:	2b00      	cmp	r3, #0
 800403c:	d01b      	beq.n	8004076 <USB_ActivateEndpoint+0x17a>
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004054:	823b      	strh	r3, [r7, #16]
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	441a      	add	r2, r3
 8004060:	8a3b      	ldrh	r3, [r7, #16]
 8004062:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004066:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800406a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800406e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004072:	b29b      	uxth	r3, r3
 8004074:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	78db      	ldrb	r3, [r3, #3]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d020      	beq.n	80040c0 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004090:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004094:	81bb      	strh	r3, [r7, #12]
 8004096:	89bb      	ldrh	r3, [r7, #12]
 8004098:	f083 0320 	eor.w	r3, r3, #32
 800409c:	81bb      	strh	r3, [r7, #12]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	441a      	add	r2, r3
 80040a8:	89bb      	ldrh	r3, [r7, #12]
 80040aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	8013      	strh	r3, [r2, #0]
 80040be:	e2d5      	b.n	800466c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	881b      	ldrh	r3, [r3, #0]
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040d6:	81fb      	strh	r3, [r7, #14]
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	441a      	add	r2, r3
 80040e2:	89fb      	ldrh	r3, [r7, #14]
 80040e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	8013      	strh	r3, [r2, #0]
 80040f8:	e2b8      	b.n	800466c <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004104:	b29b      	uxth	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410a:	4413      	add	r3, r2
 800410c:	633b      	str	r3, [r7, #48]	@ 0x30
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	011a      	lsls	r2, r3, #4
 8004114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004116:	4413      	add	r3, r2
 8004118:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800411c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	88db      	ldrh	r3, [r3, #6]
 8004122:	085b      	lsrs	r3, r3, #1
 8004124:	b29b      	uxth	r3, r3
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800412c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004138:	b29b      	uxth	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800413e:	4413      	add	r3, r2
 8004140:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	011a      	lsls	r2, r3, #4
 8004148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800414a:	4413      	add	r3, r2
 800414c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004150:	627b      	str	r3, [r7, #36]	@ 0x24
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	b29b      	uxth	r3, r3
 8004158:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800415c:	b29a      	uxth	r2, r3
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	801a      	strh	r2, [r3, #0]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	2b3e      	cmp	r3, #62	@ 0x3e
 8004168:	d91d      	bls.n	80041a6 <USB_ActivateEndpoint+0x2aa>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	2b00      	cmp	r3, #0
 800417c:	d102      	bne.n	8004184 <USB_ActivateEndpoint+0x288>
 800417e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004180:	3b01      	subs	r3, #1
 8004182:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	881b      	ldrh	r3, [r3, #0]
 8004188:	b29a      	uxth	r2, r3
 800418a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800418c:	b29b      	uxth	r3, r3
 800418e:	029b      	lsls	r3, r3, #10
 8004190:	b29b      	uxth	r3, r3
 8004192:	4313      	orrs	r3, r2
 8004194:	b29b      	uxth	r3, r3
 8004196:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800419a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800419e:	b29a      	uxth	r2, r3
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	801a      	strh	r2, [r3, #0]
 80041a4:	e026      	b.n	80041f4 <USB_ActivateEndpoint+0x2f8>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <USB_ActivateEndpoint+0x2c8>
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	881b      	ldrh	r3, [r3, #0]
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041bc:	b29a      	uxth	r2, r3
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	801a      	strh	r2, [r3, #0]
 80041c2:	e017      	b.n	80041f4 <USB_ActivateEndpoint+0x2f8>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <USB_ActivateEndpoint+0x2e2>
 80041d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041da:	3301      	adds	r3, #1
 80041dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	4313      	orrs	r3, r2
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	881b      	ldrh	r3, [r3, #0]
 8004200:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004202:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004204:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01b      	beq.n	8004244 <USB_ActivateEndpoint+0x348>
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	881b      	ldrh	r3, [r3, #0]
 8004218:	b29b      	uxth	r3, r3
 800421a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800421e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004222:	843b      	strh	r3, [r7, #32]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	441a      	add	r2, r3
 800422e:	8c3b      	ldrh	r3, [r7, #32]
 8004230:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004234:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004238:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800423c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004240:	b29b      	uxth	r3, r3
 8004242:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d124      	bne.n	8004296 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	881b      	ldrh	r3, [r3, #0]
 8004258:	b29b      	uxth	r3, r3
 800425a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800425e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004262:	83bb      	strh	r3, [r7, #28]
 8004264:	8bbb      	ldrh	r3, [r7, #28]
 8004266:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800426a:	83bb      	strh	r3, [r7, #28]
 800426c:	8bbb      	ldrh	r3, [r7, #28]
 800426e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004272:	83bb      	strh	r3, [r7, #28]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	441a      	add	r2, r3
 800427e:	8bbb      	ldrh	r3, [r7, #28]
 8004280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800428c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004290:	b29b      	uxth	r3, r3
 8004292:	8013      	strh	r3, [r2, #0]
 8004294:	e1ea      	b.n	800466c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	881b      	ldrh	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ac:	83fb      	strh	r3, [r7, #30]
 80042ae:	8bfb      	ldrh	r3, [r7, #30]
 80042b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80042b4:	83fb      	strh	r3, [r7, #30]
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	441a      	add	r2, r3
 80042c0:	8bfb      	ldrh	r3, [r7, #30]
 80042c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	8013      	strh	r3, [r2, #0]
 80042d6:	e1c9      	b.n	800466c <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	78db      	ldrb	r3, [r3, #3]
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d11e      	bne.n	800431e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	881b      	ldrh	r3, [r3, #0]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042f6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	441a      	add	r2, r3
 8004304:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004308:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800430c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004310:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004318:	b29b      	uxth	r3, r3
 800431a:	8013      	strh	r3, [r2, #0]
 800431c:	e01d      	b.n	800435a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	881b      	ldrh	r3, [r3, #0]
 800432a:	b29b      	uxth	r3, r3
 800432c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004334:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	441a      	add	r2, r3
 8004342:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004346:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800434a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800434e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004356:	b29b      	uxth	r3, r3
 8004358:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004364:	b29b      	uxth	r3, r3
 8004366:	461a      	mov	r2, r3
 8004368:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800436a:	4413      	add	r3, r2
 800436c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	011a      	lsls	r2, r3, #4
 8004374:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004376:	4413      	add	r3, r2
 8004378:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800437c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	891b      	ldrh	r3, [r3, #8]
 8004382:	085b      	lsrs	r3, r3, #1
 8004384:	b29b      	uxth	r3, r3
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800438c:	801a      	strh	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	657b      	str	r3, [r7, #84]	@ 0x54
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004398:	b29b      	uxth	r3, r3
 800439a:	461a      	mov	r2, r3
 800439c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800439e:	4413      	add	r3, r2
 80043a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	011a      	lsls	r2, r3, #4
 80043a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80043b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	895b      	ldrh	r3, [r3, #10]
 80043b6:	085b      	lsrs	r3, r3, #1
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	b29a      	uxth	r2, r3
 80043be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043c0:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	785b      	ldrb	r3, [r3, #1]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f040 8093 	bne.w	80044f2 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80043dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d01b      	beq.n	8004420 <USB_ActivateEndpoint+0x524>
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043fe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	441a      	add	r2, r3
 800440a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800440c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004410:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004414:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800441c:	b29b      	uxth	r3, r3
 800441e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	881b      	ldrh	r3, [r3, #0]
 800442c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800442e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <USB_ActivateEndpoint+0x574>
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	b29b      	uxth	r3, r3
 8004446:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800444a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800444e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	441a      	add	r2, r3
 800445a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800445c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004460:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004464:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004468:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800446c:	b29b      	uxth	r3, r3
 800446e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	881b      	ldrh	r3, [r3, #0]
 800447c:	b29b      	uxth	r3, r3
 800447e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004486:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004488:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800448a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800448e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004490:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004492:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004496:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	441a      	add	r2, r3
 80044a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80044a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	881b      	ldrh	r3, [r3, #0]
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	441a      	add	r2, r3
 80044da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	8013      	strh	r3, [r2, #0]
 80044f0:	e0bc      	b.n	800466c <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4413      	add	r3, r2
 80044fc:	881b      	ldrh	r3, [r3, #0]
 80044fe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004502:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004506:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d01d      	beq.n	800454a <USB_ActivateEndpoint+0x64e>
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	4413      	add	r3, r2
 8004518:	881b      	ldrh	r3, [r3, #0]
 800451a:	b29b      	uxth	r3, r3
 800451c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004520:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004524:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	441a      	add	r2, r3
 8004532:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004536:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800453a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800453e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004546:	b29b      	uxth	r3, r3
 8004548:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800455a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800455e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d01d      	beq.n	80045a2 <USB_ActivateEndpoint+0x6a6>
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	881b      	ldrh	r3, [r3, #0]
 8004572:	b29b      	uxth	r3, r3
 8004574:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800457c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	441a      	add	r2, r3
 800458a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800458e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004592:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004596:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800459a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800459e:	b29b      	uxth	r3, r3
 80045a0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	78db      	ldrb	r3, [r3, #3]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d024      	beq.n	80045f4 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	4413      	add	r3, r2
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045c0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80045c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80045c8:	f083 0320 	eor.w	r3, r3, #32
 80045cc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	441a      	add	r2, r3
 80045da:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80045de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	8013      	strh	r3, [r2, #0]
 80045f2:	e01d      	b.n	8004630 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	4413      	add	r3, r2
 80045fe:	881b      	ldrh	r3, [r3, #0]
 8004600:	b29b      	uxth	r3, r3
 8004602:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004606:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800460a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	441a      	add	r2, r3
 8004618:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800461c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004620:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800462c:	b29b      	uxth	r3, r3
 800462e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	881b      	ldrh	r3, [r3, #0]
 800463c:	b29b      	uxth	r3, r3
 800463e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004646:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	441a      	add	r2, r3
 8004654:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004658:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800465c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004668:	b29b      	uxth	r3, r3
 800466a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800466c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004670:	4618      	mov	r0, r3
 8004672:	3774      	adds	r7, #116	@ 0x74
 8004674:	46bd      	mov	sp, r7
 8004676:	bc80      	pop	{r7}
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop

0800467c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800467c:	b480      	push	{r7}
 800467e:	b08d      	sub	sp, #52	@ 0x34
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	7b1b      	ldrb	r3, [r3, #12]
 800468a:	2b00      	cmp	r3, #0
 800468c:	f040 808e 	bne.w	80047ac <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	785b      	ldrb	r3, [r3, #1]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d044      	beq.n	8004722 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	881b      	ldrh	r3, [r3, #0]
 80046a4:	81bb      	strh	r3, [r7, #12]
 80046a6:	89bb      	ldrh	r3, [r7, #12]
 80046a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d01b      	beq.n	80046e8 <USB_DeactivateEndpoint+0x6c>
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	881b      	ldrh	r3, [r3, #0]
 80046bc:	b29b      	uxth	r3, r3
 80046be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c6:	817b      	strh	r3, [r7, #10]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	441a      	add	r2, r3
 80046d2:	897b      	ldrh	r3, [r7, #10]
 80046d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4413      	add	r3, r2
 80046f2:	881b      	ldrh	r3, [r3, #0]
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046fe:	813b      	strh	r3, [r7, #8]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	441a      	add	r2, r3
 800470a:	893b      	ldrh	r3, [r7, #8]
 800470c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004710:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004714:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004718:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800471c:	b29b      	uxth	r3, r3
 800471e:	8013      	strh	r3, [r2, #0]
 8004720:	e192      	b.n	8004a48 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	881b      	ldrh	r3, [r3, #0]
 800472e:	827b      	strh	r3, [r7, #18]
 8004730:	8a7b      	ldrh	r3, [r7, #18]
 8004732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d01b      	beq.n	8004772 <USB_DeactivateEndpoint+0xf6>
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	b29b      	uxth	r3, r3
 8004748:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800474c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004750:	823b      	strh	r3, [r7, #16]
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	441a      	add	r2, r3
 800475c:	8a3b      	ldrh	r3, [r7, #16]
 800475e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004762:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004766:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800476a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800476e:	b29b      	uxth	r3, r3
 8004770:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	881b      	ldrh	r3, [r3, #0]
 800477e:	b29b      	uxth	r3, r3
 8004780:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004784:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004788:	81fb      	strh	r3, [r7, #14]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	441a      	add	r2, r3
 8004794:	89fb      	ldrh	r3, [r7, #14]
 8004796:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800479a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800479e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	8013      	strh	r3, [r2, #0]
 80047aa:	e14d      	b.n	8004a48 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	785b      	ldrb	r3, [r3, #1]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f040 80a5 	bne.w	8004900 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	881b      	ldrh	r3, [r3, #0]
 80047c2:	843b      	strh	r3, [r7, #32]
 80047c4:	8c3b      	ldrh	r3, [r7, #32]
 80047c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d01b      	beq.n	8004806 <USB_DeactivateEndpoint+0x18a>
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	881b      	ldrh	r3, [r3, #0]
 80047da:	b29b      	uxth	r3, r3
 80047dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e4:	83fb      	strh	r3, [r7, #30]
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	441a      	add	r2, r3
 80047f0:	8bfb      	ldrh	r3, [r7, #30]
 80047f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004802:	b29b      	uxth	r3, r3
 8004804:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	83bb      	strh	r3, [r7, #28]
 8004814:	8bbb      	ldrh	r3, [r7, #28]
 8004816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800481a:	2b00      	cmp	r3, #0
 800481c:	d01b      	beq.n	8004856 <USB_DeactivateEndpoint+0x1da>
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	b29b      	uxth	r3, r3
 800482c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004830:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004834:	837b      	strh	r3, [r7, #26]
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	441a      	add	r2, r3
 8004840:	8b7b      	ldrh	r3, [r7, #26]
 8004842:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004846:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800484a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800484e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004852:	b29b      	uxth	r3, r3
 8004854:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	4413      	add	r3, r2
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	b29b      	uxth	r3, r3
 8004864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800486c:	833b      	strh	r3, [r7, #24]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	441a      	add	r2, r3
 8004878:	8b3b      	ldrh	r3, [r7, #24]
 800487a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800487e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004886:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800488a:	b29b      	uxth	r3, r3
 800488c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4413      	add	r3, r2
 8004898:	881b      	ldrh	r3, [r3, #0]
 800489a:	b29b      	uxth	r3, r3
 800489c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048a4:	82fb      	strh	r3, [r7, #22]
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	441a      	add	r2, r3
 80048b0:	8afb      	ldrh	r3, [r7, #22]
 80048b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	4413      	add	r3, r2
 80048d0:	881b      	ldrh	r3, [r3, #0]
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048dc:	82bb      	strh	r3, [r7, #20]
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	441a      	add	r2, r3
 80048e8:	8abb      	ldrh	r3, [r7, #20]
 80048ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	8013      	strh	r3, [r2, #0]
 80048fe:	e0a3      	b.n	8004a48 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800490e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004910:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01b      	beq.n	8004950 <USB_DeactivateEndpoint+0x2d4>
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	881b      	ldrh	r3, [r3, #0]
 8004924:	b29b      	uxth	r3, r3
 8004926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800492a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800492e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	441a      	add	r2, r3
 800493a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800493c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004940:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004944:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004948:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800494c:	b29b      	uxth	r3, r3
 800494e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800495e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004964:	2b00      	cmp	r3, #0
 8004966:	d01b      	beq.n	80049a0 <USB_DeactivateEndpoint+0x324>
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4413      	add	r3, r2
 8004972:	881b      	ldrh	r3, [r3, #0]
 8004974:	b29b      	uxth	r3, r3
 8004976:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800497a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800497e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	441a      	add	r2, r3
 800498a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800498c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004990:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004994:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004998:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800499c:	b29b      	uxth	r3, r3
 800499e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	441a      	add	r2, r3
 80049c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80049c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	441a      	add	r2, r3
 80049fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80049fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	881b      	ldrh	r3, [r3, #0]
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a26:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	441a      	add	r2, r3
 8004a32:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004a34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3734      	adds	r7, #52	@ 0x34
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bc80      	pop	{r7}
 8004a52:	4770      	bx	lr

08004a54 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b0c2      	sub	sp, #264	@ 0x108
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004a62:	6018      	str	r0, [r3, #0]
 8004a64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a6c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	785b      	ldrb	r3, [r3, #1]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	f040 86b7 	bne.w	80057ee <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004a80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	699a      	ldr	r2, [r3, #24]
 8004a8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d908      	bls.n	8004aae <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8004a9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004aa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004aac:	e007      	b.n	8004abe <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8004aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ab2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004abe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ac2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	7b1b      	ldrb	r3, [r3, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d13a      	bne.n	8004b44 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004ace:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ad2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6959      	ldr	r1, [r3, #20]
 8004ada:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ade:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	88da      	ldrh	r2, [r3, #6]
 8004ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004af0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004af4:	6800      	ldr	r0, [r0, #0]
 8004af6:	f001 fc9c 	bl	8006432 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004afa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004afe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	461a      	mov	r2, r3
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	613b      	str	r3, [r7, #16]
 8004b1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	011a      	lsls	r2, r3, #4
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	4413      	add	r3, r2
 8004b30:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	801a      	strh	r2, [r3, #0]
 8004b40:	f000 be1f 	b.w	8005782 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004b44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	78db      	ldrb	r3, [r3, #3]
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	f040 8462 	bne.w	800541a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004b56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6a1a      	ldr	r2, [r3, #32]
 8004b62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	f240 83df 	bls.w	8005332 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004b74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	4413      	add	r3, r2
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004b9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ba2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	781b      	ldrb	r3, [r3, #0]
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	441a      	add	r2, r3
 8004bb8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004bbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bc4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004bd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	6a1a      	ldr	r2, [r3, #32]
 8004bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004be0:	1ad2      	subs	r2, r2, r3
 8004be2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004be6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004bee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bf2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	4413      	add	r3, r2
 8004c08:	881b      	ldrh	r3, [r3, #0]
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 81c7 	beq.w	8004fa4 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004c16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	785b      	ldrb	r3, [r3, #1]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d177      	bne.n	8004d22 <USB_EPStartXfer+0x2ce>
 8004c32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c52:	4413      	add	r3, r2
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	011a      	lsls	r2, r3, #4
 8004c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c66:	4413      	add	r3, r2
 8004c68:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7c:	801a      	strh	r2, [r3, #0]
 8004c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c82:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c84:	d921      	bls.n	8004cca <USB_EPStartXfer+0x276>
 8004c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c8a:	095b      	lsrs	r3, r3, #5
 8004c8c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004c90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c94:	f003 031f 	and.w	r3, r3, #31
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d104      	bne.n	8004ca6 <USB_EPStartXfer+0x252>
 8004c9c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	881b      	ldrh	r3, [r3, #0]
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	029b      	lsls	r3, r3, #10
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc6:	801a      	strh	r2, [r3, #0]
 8004cc8:	e050      	b.n	8004d6c <USB_EPStartXfer+0x318>
 8004cca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10a      	bne.n	8004ce8 <USB_EPStartXfer+0x294>
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd4:	881b      	ldrh	r3, [r3, #0]
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce4:	801a      	strh	r2, [r3, #0]
 8004ce6:	e041      	b.n	8004d6c <USB_EPStartXfer+0x318>
 8004ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cec:	085b      	lsrs	r3, r3, #1
 8004cee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d004      	beq.n	8004d08 <USB_EPStartXfer+0x2b4>
 8004cfe:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004d02:	3301      	adds	r3, #1
 8004d04:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0a:	881b      	ldrh	r3, [r3, #0]
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	029b      	lsls	r3, r3, #10
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1e:	801a      	strh	r2, [r3, #0]
 8004d20:	e024      	b.n	8004d6c <USB_EPStartXfer+0x318>
 8004d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	785b      	ldrb	r3, [r3, #1]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d11c      	bne.n	8004d6c <USB_EPStartXfer+0x318>
 8004d32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d46:	4413      	add	r3, r2
 8004d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	011a      	lsls	r2, r3, #4
 8004d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d6a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004d6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	895b      	ldrh	r3, [r3, #10]
 8004d78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004d7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	6959      	ldr	r1, [r3, #20]
 8004d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004d92:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004d96:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004d9a:	6800      	ldr	r0, [r0, #0]
 8004d9c:	f001 fb49 	bl	8006432 <USB_WritePMA>
            ep->xfer_buff += len;
 8004da0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004da4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	695a      	ldr	r2, [r3, #20]
 8004dac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004db0:	441a      	add	r2, r3
 8004db2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004db6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6a1a      	ldr	r2, [r3, #32]
 8004dca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d90f      	bls.n	8004dfa <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8004dda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6a1a      	ldr	r2, [r3, #32]
 8004de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dea:	1ad2      	subs	r2, r2, r3
 8004dec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	621a      	str	r2, [r3, #32]
 8004df8:	e00e      	b.n	8004e18 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8004dfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dfe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8004e0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2200      	movs	r2, #0
 8004e16:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	785b      	ldrb	r3, [r3, #1]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d177      	bne.n	8004f18 <USB_EPStartXfer+0x4c4>
 8004e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	61bb      	str	r3, [r7, #24]
 8004e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	4413      	add	r3, r2
 8004e4a:	61bb      	str	r3, [r7, #24]
 8004e4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	011a      	lsls	r2, r3, #4
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	881b      	ldrh	r3, [r3, #0]
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	801a      	strh	r2, [r3, #0]
 8004e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e78:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e7a:	d921      	bls.n	8004ec0 <USB_EPStartXfer+0x46c>
 8004e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e80:	095b      	lsrs	r3, r3, #5
 8004e82:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e8a:	f003 031f 	and.w	r3, r3, #31
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d104      	bne.n	8004e9c <USB_EPStartXfer+0x448>
 8004e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e96:	3b01      	subs	r3, #1
 8004e98:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	881b      	ldrh	r3, [r3, #0]
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	029b      	lsls	r3, r3, #10
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	4313      	orrs	r3, r2
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004eb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	801a      	strh	r2, [r3, #0]
 8004ebe:	e056      	b.n	8004f6e <USB_EPStartXfer+0x51a>
 8004ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10a      	bne.n	8004ede <USB_EPStartXfer+0x48a>
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	881b      	ldrh	r3, [r3, #0]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	801a      	strh	r2, [r3, #0]
 8004edc:	e047      	b.n	8004f6e <USB_EPStartXfer+0x51a>
 8004ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee2:	085b      	lsrs	r3, r3, #1
 8004ee4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d004      	beq.n	8004efe <USB_EPStartXfer+0x4aa>
 8004ef4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ef8:	3301      	adds	r3, #1
 8004efa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	029b      	lsls	r3, r3, #10
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	b29a      	uxth	r2, r3
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	801a      	strh	r2, [r3, #0]
 8004f16:	e02a      	b.n	8004f6e <USB_EPStartXfer+0x51a>
 8004f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	785b      	ldrb	r3, [r3, #1]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d122      	bne.n	8004f6e <USB_EPStartXfer+0x51a>
 8004f28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	623b      	str	r3, [r7, #32]
 8004f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	461a      	mov	r2, r3
 8004f46:	6a3b      	ldr	r3, [r7, #32]
 8004f48:	4413      	add	r3, r2
 8004f4a:	623b      	str	r3, [r7, #32]
 8004f4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	011a      	lsls	r2, r3, #4
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004f62:	61fb      	str	r3, [r7, #28]
 8004f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	891b      	ldrh	r3, [r3, #8]
 8004f7a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6959      	ldr	r1, [r3, #20]
 8004f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f94:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004f98:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004f9c:	6800      	ldr	r0, [r0, #0]
 8004f9e:	f001 fa48 	bl	8006432 <USB_WritePMA>
 8004fa2:	e3ee      	b.n	8005782 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004fa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fa8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	785b      	ldrb	r3, [r3, #1]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d177      	bne.n	80050a4 <USB_EPStartXfer+0x650>
 8004fb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fc4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fd4:	4413      	add	r3, r2
 8004fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	781b      	ldrb	r3, [r3, #0]
 8004fe4:	011a      	lsls	r2, r3, #4
 8004fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fe8:	4413      	add	r3, r2
 8004fea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004fee:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ff2:	881b      	ldrh	r3, [r3, #0]
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ffe:	801a      	strh	r2, [r3, #0]
 8005000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005004:	2b3e      	cmp	r3, #62	@ 0x3e
 8005006:	d921      	bls.n	800504c <USB_EPStartXfer+0x5f8>
 8005008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800500c:	095b      	lsrs	r3, r3, #5
 800500e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005016:	f003 031f 	and.w	r3, r3, #31
 800501a:	2b00      	cmp	r3, #0
 800501c:	d104      	bne.n	8005028 <USB_EPStartXfer+0x5d4>
 800501e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005022:	3b01      	subs	r3, #1
 8005024:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800502a:	881b      	ldrh	r3, [r3, #0]
 800502c:	b29a      	uxth	r2, r3
 800502e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005032:	b29b      	uxth	r3, r3
 8005034:	029b      	lsls	r3, r3, #10
 8005036:	b29b      	uxth	r3, r3
 8005038:	4313      	orrs	r3, r2
 800503a:	b29b      	uxth	r3, r3
 800503c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005040:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005044:	b29a      	uxth	r2, r3
 8005046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005048:	801a      	strh	r2, [r3, #0]
 800504a:	e056      	b.n	80050fa <USB_EPStartXfer+0x6a6>
 800504c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <USB_EPStartXfer+0x616>
 8005054:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005056:	881b      	ldrh	r3, [r3, #0]
 8005058:	b29b      	uxth	r3, r3
 800505a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800505e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005062:	b29a      	uxth	r2, r3
 8005064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005066:	801a      	strh	r2, [r3, #0]
 8005068:	e047      	b.n	80050fa <USB_EPStartXfer+0x6a6>
 800506a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800506e:	085b      	lsrs	r3, r3, #1
 8005070:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005078:	f003 0301 	and.w	r3, r3, #1
 800507c:	2b00      	cmp	r3, #0
 800507e:	d004      	beq.n	800508a <USB_EPStartXfer+0x636>
 8005080:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005084:	3301      	adds	r3, #1
 8005086:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800508a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800508c:	881b      	ldrh	r3, [r3, #0]
 800508e:	b29a      	uxth	r2, r3
 8005090:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005094:	b29b      	uxth	r3, r3
 8005096:	029b      	lsls	r3, r3, #10
 8005098:	b29b      	uxth	r3, r3
 800509a:	4313      	orrs	r3, r2
 800509c:	b29a      	uxth	r2, r3
 800509e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050a0:	801a      	strh	r2, [r3, #0]
 80050a2:	e02a      	b.n	80050fa <USB_EPStartXfer+0x6a6>
 80050a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	785b      	ldrb	r3, [r3, #1]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d122      	bne.n	80050fa <USB_EPStartXfer+0x6a6>
 80050b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	653b      	str	r3, [r7, #80]	@ 0x50
 80050c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	461a      	mov	r2, r3
 80050d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050d4:	4413      	add	r3, r2
 80050d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	011a      	lsls	r2, r3, #4
 80050e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050e8:	4413      	add	r3, r2
 80050ea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80050ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050f8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80050fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	891b      	ldrh	r3, [r3, #8]
 8005106:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800510a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800510e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6959      	ldr	r1, [r3, #20]
 8005116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800511a:	b29b      	uxth	r3, r3
 800511c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005120:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005124:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005128:	6800      	ldr	r0, [r0, #0]
 800512a:	f001 f982 	bl	8006432 <USB_WritePMA>
            ep->xfer_buff += len;
 800512e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005132:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	695a      	ldr	r2, [r3, #20]
 800513a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800513e:	441a      	add	r2, r3
 8005140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800514c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005150:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6a1a      	ldr	r2, [r3, #32]
 8005158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800515c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	429a      	cmp	r2, r3
 8005166:	d90f      	bls.n	8005188 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800516c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6a1a      	ldr	r2, [r3, #32]
 8005174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005178:	1ad2      	subs	r2, r2, r3
 800517a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800517e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	621a      	str	r2, [r3, #32]
 8005186:	e00e      	b.n	80051a6 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800518c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005198:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800519c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2200      	movs	r2, #0
 80051a4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80051a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80051b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	785b      	ldrb	r3, [r3, #1]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d177      	bne.n	80052b2 <USB_EPStartXfer+0x85e>
 80051c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051dc:	b29b      	uxth	r3, r3
 80051de:	461a      	mov	r2, r3
 80051e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e2:	4413      	add	r3, r2
 80051e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	011a      	lsls	r2, r3, #4
 80051f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051f6:	4413      	add	r3, r2
 80051f8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80051fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29b      	uxth	r3, r3
 8005204:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005208:	b29a      	uxth	r2, r3
 800520a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520c:	801a      	strh	r2, [r3, #0]
 800520e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005212:	2b3e      	cmp	r3, #62	@ 0x3e
 8005214:	d921      	bls.n	800525a <USB_EPStartXfer+0x806>
 8005216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005224:	f003 031f 	and.w	r3, r3, #31
 8005228:	2b00      	cmp	r3, #0
 800522a:	d104      	bne.n	8005236 <USB_EPStartXfer+0x7e2>
 800522c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005230:	3b01      	subs	r3, #1
 8005232:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005238:	881b      	ldrh	r3, [r3, #0]
 800523a:	b29a      	uxth	r2, r3
 800523c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005240:	b29b      	uxth	r3, r3
 8005242:	029b      	lsls	r3, r3, #10
 8005244:	b29b      	uxth	r3, r3
 8005246:	4313      	orrs	r3, r2
 8005248:	b29b      	uxth	r3, r3
 800524a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800524e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005252:	b29a      	uxth	r2, r3
 8005254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005256:	801a      	strh	r2, [r3, #0]
 8005258:	e050      	b.n	80052fc <USB_EPStartXfer+0x8a8>
 800525a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10a      	bne.n	8005278 <USB_EPStartXfer+0x824>
 8005262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005264:	881b      	ldrh	r3, [r3, #0]
 8005266:	b29b      	uxth	r3, r3
 8005268:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800526c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005270:	b29a      	uxth	r2, r3
 8005272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005274:	801a      	strh	r2, [r3, #0]
 8005276:	e041      	b.n	80052fc <USB_EPStartXfer+0x8a8>
 8005278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800527c:	085b      	lsrs	r3, r3, #1
 800527e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b00      	cmp	r3, #0
 800528c:	d004      	beq.n	8005298 <USB_EPStartXfer+0x844>
 800528e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005292:	3301      	adds	r3, #1
 8005294:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	b29a      	uxth	r2, r3
 800529e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	029b      	lsls	r3, r3, #10
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	4313      	orrs	r3, r2
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ae:	801a      	strh	r2, [r3, #0]
 80052b0:	e024      	b.n	80052fc <USB_EPStartXfer+0x8a8>
 80052b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	785b      	ldrb	r3, [r3, #1]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d11c      	bne.n	80052fc <USB_EPStartXfer+0x8a8>
 80052c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	461a      	mov	r2, r3
 80052d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052d6:	4413      	add	r3, r2
 80052d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80052da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	011a      	lsls	r2, r3, #4
 80052e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052ea:	4413      	add	r3, r2
 80052ec:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80052f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052fa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80052fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005300:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	895b      	ldrh	r3, [r3, #10]
 8005308:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800530c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6959      	ldr	r1, [r3, #20]
 8005318:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800531c:	b29b      	uxth	r3, r3
 800531e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005322:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005326:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800532a:	6800      	ldr	r0, [r0, #0]
 800532c:	f001 f881 	bl	8006432 <USB_WritePMA>
 8005330:	e227      	b.n	8005782 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005336:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005346:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005350:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	4413      	add	r3, r2
 800535c:	881b      	ldrh	r3, [r3, #0]
 800535e:	b29b      	uxth	r3, r3
 8005360:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005368:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800536c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005370:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800537a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	441a      	add	r2, r3
 8005386:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800538a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800538e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800539a:	b29b      	uxth	r3, r3
 800539c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800539e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	461a      	mov	r2, r3
 80053bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053be:	4413      	add	r3, r2
 80053c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	011a      	lsls	r2, r3, #4
 80053d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053d2:	4413      	add	r3, r2
 80053d4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80053d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053de:	b29a      	uxth	r2, r3
 80053e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053e2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80053e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	891b      	ldrh	r3, [r3, #8]
 80053f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80053f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6959      	ldr	r1, [r3, #20]
 8005400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005404:	b29b      	uxth	r3, r3
 8005406:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800540a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800540e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005412:	6800      	ldr	r0, [r0, #0]
 8005414:	f001 f80d 	bl	8006432 <USB_WritePMA>
 8005418:	e1b3      	b.n	8005782 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800541a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800541e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6a1a      	ldr	r2, [r3, #32]
 8005426:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800542a:	1ad2      	subs	r2, r2, r3
 800542c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005430:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800543c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005446:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	4413      	add	r3, r2
 8005452:	881b      	ldrh	r3, [r3, #0]
 8005454:	b29b      	uxth	r3, r3
 8005456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 80c6 	beq.w	80055ec <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005460:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005464:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	673b      	str	r3, [r7, #112]	@ 0x70
 800546c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005470:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	785b      	ldrb	r3, [r3, #1]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d177      	bne.n	800556c <USB_EPStartXfer+0xb18>
 800547c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005480:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005488:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800548c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005496:	b29b      	uxth	r3, r3
 8005498:	461a      	mov	r2, r3
 800549a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800549c:	4413      	add	r3, r2
 800549e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	011a      	lsls	r2, r3, #4
 80054ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054b0:	4413      	add	r3, r2
 80054b2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80054b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80054b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	b29b      	uxth	r3, r3
 80054be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054c6:	801a      	strh	r2, [r3, #0]
 80054c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80054ce:	d921      	bls.n	8005514 <USB_EPStartXfer+0xac0>
 80054d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d4:	095b      	lsrs	r3, r3, #5
 80054d6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80054da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054de:	f003 031f 	and.w	r3, r3, #31
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d104      	bne.n	80054f0 <USB_EPStartXfer+0xa9c>
 80054e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80054ea:	3b01      	subs	r3, #1
 80054ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80054f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	029b      	lsls	r3, r3, #10
 80054fe:	b29b      	uxth	r3, r3
 8005500:	4313      	orrs	r3, r2
 8005502:	b29b      	uxth	r3, r3
 8005504:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005508:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800550c:	b29a      	uxth	r2, r3
 800550e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005510:	801a      	strh	r2, [r3, #0]
 8005512:	e050      	b.n	80055b6 <USB_EPStartXfer+0xb62>
 8005514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10a      	bne.n	8005532 <USB_EPStartXfer+0xade>
 800551c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800551e:	881b      	ldrh	r3, [r3, #0]
 8005520:	b29b      	uxth	r3, r3
 8005522:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005526:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800552a:	b29a      	uxth	r2, r3
 800552c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800552e:	801a      	strh	r2, [r3, #0]
 8005530:	e041      	b.n	80055b6 <USB_EPStartXfer+0xb62>
 8005532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005536:	085b      	lsrs	r3, r3, #1
 8005538:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800553c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b00      	cmp	r3, #0
 8005546:	d004      	beq.n	8005552 <USB_EPStartXfer+0xafe>
 8005548:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800554c:	3301      	adds	r3, #1
 800554e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005552:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005554:	881b      	ldrh	r3, [r3, #0]
 8005556:	b29a      	uxth	r2, r3
 8005558:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800555c:	b29b      	uxth	r3, r3
 800555e:	029b      	lsls	r3, r3, #10
 8005560:	b29b      	uxth	r3, r3
 8005562:	4313      	orrs	r3, r2
 8005564:	b29a      	uxth	r2, r3
 8005566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005568:	801a      	strh	r2, [r3, #0]
 800556a:	e024      	b.n	80055b6 <USB_EPStartXfer+0xb62>
 800556c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005570:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	785b      	ldrb	r3, [r3, #1]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d11c      	bne.n	80055b6 <USB_EPStartXfer+0xb62>
 800557c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005580:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800558a:	b29b      	uxth	r3, r3
 800558c:	461a      	mov	r2, r3
 800558e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005590:	4413      	add	r3, r2
 8005592:	673b      	str	r3, [r7, #112]	@ 0x70
 8005594:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005598:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	011a      	lsls	r2, r3, #4
 80055a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055a4:	4413      	add	r3, r2
 80055a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80055aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055b4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80055b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	895b      	ldrh	r3, [r3, #10]
 80055c2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80055c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6959      	ldr	r1, [r3, #20]
 80055d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80055dc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80055e0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80055e4:	6800      	ldr	r0, [r0, #0]
 80055e6:	f000 ff24 	bl	8006432 <USB_WritePMA>
 80055ea:	e0ca      	b.n	8005782 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80055ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	785b      	ldrb	r3, [r3, #1]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d177      	bne.n	80056ec <USB_EPStartXfer+0xc98>
 80055fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005600:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800560c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005616:	b29b      	uxth	r3, r3
 8005618:	461a      	mov	r2, r3
 800561a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800561c:	4413      	add	r3, r2
 800561e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005624:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	011a      	lsls	r2, r3, #4
 800562e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005630:	4413      	add	r3, r2
 8005632:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005636:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005638:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800563a:	881b      	ldrh	r3, [r3, #0]
 800563c:	b29b      	uxth	r3, r3
 800563e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005642:	b29a      	uxth	r2, r3
 8005644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005646:	801a      	strh	r2, [r3, #0]
 8005648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800564c:	2b3e      	cmp	r3, #62	@ 0x3e
 800564e:	d921      	bls.n	8005694 <USB_EPStartXfer+0xc40>
 8005650:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005654:	095b      	lsrs	r3, r3, #5
 8005656:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800565a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800565e:	f003 031f 	and.w	r3, r3, #31
 8005662:	2b00      	cmp	r3, #0
 8005664:	d104      	bne.n	8005670 <USB_EPStartXfer+0xc1c>
 8005666:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800566a:	3b01      	subs	r3, #1
 800566c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005670:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005672:	881b      	ldrh	r3, [r3, #0]
 8005674:	b29a      	uxth	r2, r3
 8005676:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800567a:	b29b      	uxth	r3, r3
 800567c:	029b      	lsls	r3, r3, #10
 800567e:	b29b      	uxth	r3, r3
 8005680:	4313      	orrs	r3, r2
 8005682:	b29b      	uxth	r3, r3
 8005684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800568c:	b29a      	uxth	r2, r3
 800568e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005690:	801a      	strh	r2, [r3, #0]
 8005692:	e05c      	b.n	800574e <USB_EPStartXfer+0xcfa>
 8005694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005698:	2b00      	cmp	r3, #0
 800569a:	d10a      	bne.n	80056b2 <USB_EPStartXfer+0xc5e>
 800569c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800569e:	881b      	ldrh	r3, [r3, #0]
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056ae:	801a      	strh	r2, [r3, #0]
 80056b0:	e04d      	b.n	800574e <USB_EPStartXfer+0xcfa>
 80056b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b6:	085b      	lsrs	r3, r3, #1
 80056b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d004      	beq.n	80056d2 <USB_EPStartXfer+0xc7e>
 80056c8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80056cc:	3301      	adds	r3, #1
 80056ce:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056d4:	881b      	ldrh	r3, [r3, #0]
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80056dc:	b29b      	uxth	r3, r3
 80056de:	029b      	lsls	r3, r3, #10
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	4313      	orrs	r3, r2
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056e8:	801a      	strh	r2, [r3, #0]
 80056ea:	e030      	b.n	800574e <USB_EPStartXfer+0xcfa>
 80056ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	785b      	ldrb	r3, [r3, #1]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d128      	bne.n	800574e <USB_EPStartXfer+0xcfa>
 80056fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005700:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800570a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800570e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005718:	b29b      	uxth	r3, r3
 800571a:	461a      	mov	r2, r3
 800571c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005720:	4413      	add	r3, r2
 8005722:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005726:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800572a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	011a      	lsls	r2, r3, #4
 8005734:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005738:	4413      	add	r3, r2
 800573a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800573e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005746:	b29a      	uxth	r2, r3
 8005748:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800574c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800574e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005752:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	891b      	ldrh	r3, [r3, #8]
 800575a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800575e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005762:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6959      	ldr	r1, [r3, #20]
 800576a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800576e:	b29b      	uxth	r3, r3
 8005770:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005774:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005778:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800577c:	6800      	ldr	r0, [r0, #0]
 800577e:	f000 fe58 	bl	8006432 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005782:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005786:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005790:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	4413      	add	r3, r2
 800579c:	881b      	ldrh	r3, [r3, #0]
 800579e:	b29b      	uxth	r3, r3
 80057a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057a8:	817b      	strh	r3, [r7, #10]
 80057aa:	897b      	ldrh	r3, [r7, #10]
 80057ac:	f083 0310 	eor.w	r3, r3, #16
 80057b0:	817b      	strh	r3, [r7, #10]
 80057b2:	897b      	ldrh	r3, [r7, #10]
 80057b4:	f083 0320 	eor.w	r3, r3, #32
 80057b8:	817b      	strh	r3, [r7, #10]
 80057ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	441a      	add	r2, r3
 80057d4:	897b      	ldrh	r3, [r7, #10]
 80057d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	8013      	strh	r3, [r2, #0]
 80057ea:	f000 bcde 	b.w	80061aa <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80057ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	7b1b      	ldrb	r3, [r3, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f040 80bb 	bne.w	8005976 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005800:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005804:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	699a      	ldr	r2, [r3, #24]
 800580c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005810:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	429a      	cmp	r2, r3
 800581a:	d917      	bls.n	800584c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800581c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005820:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800582c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005830:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	699a      	ldr	r2, [r3, #24]
 8005838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800583c:	1ad2      	subs	r2, r2, r3
 800583e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005842:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	619a      	str	r2, [r3, #24]
 800584a:	e00e      	b.n	800586a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800584c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005850:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800585c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005860:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2200      	movs	r2, #0
 8005868:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800586a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800586e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005878:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800587c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005886:	b29b      	uxth	r3, r3
 8005888:	461a      	mov	r2, r3
 800588a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800588e:	4413      	add	r3, r2
 8005890:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005894:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005898:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	011a      	lsls	r2, r3, #4
 80058a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80058a6:	4413      	add	r3, r2
 80058a8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80058ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80058b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058b4:	881b      	ldrh	r3, [r3, #0]
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058bc:	b29a      	uxth	r2, r3
 80058be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058c2:	801a      	strh	r2, [r3, #0]
 80058c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80058ca:	d924      	bls.n	8005916 <USB_EPStartXfer+0xec2>
 80058cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058da:	f003 031f 	and.w	r3, r3, #31
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d104      	bne.n	80058ec <USB_EPStartXfer+0xe98>
 80058e2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80058e6:	3b01      	subs	r3, #1
 80058e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	b29a      	uxth	r2, r3
 80058f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	029b      	lsls	r3, r3, #10
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	4313      	orrs	r3, r2
 8005900:	b29b      	uxth	r3, r3
 8005902:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005906:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800590a:	b29a      	uxth	r2, r3
 800590c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005910:	801a      	strh	r2, [r3, #0]
 8005912:	f000 bc10 	b.w	8006136 <USB_EPStartXfer+0x16e2>
 8005916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10c      	bne.n	8005938 <USB_EPStartXfer+0xee4>
 800591e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005922:	881b      	ldrh	r3, [r3, #0]
 8005924:	b29b      	uxth	r3, r3
 8005926:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800592a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800592e:	b29a      	uxth	r2, r3
 8005930:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005934:	801a      	strh	r2, [r3, #0]
 8005936:	e3fe      	b.n	8006136 <USB_EPStartXfer+0x16e2>
 8005938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800593c:	085b      	lsrs	r3, r3, #1
 800593e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	d004      	beq.n	8005958 <USB_EPStartXfer+0xf04>
 800594e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005952:	3301      	adds	r3, #1
 8005954:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	b29a      	uxth	r2, r3
 8005960:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005964:	b29b      	uxth	r3, r3
 8005966:	029b      	lsls	r3, r3, #10
 8005968:	b29b      	uxth	r3, r3
 800596a:	4313      	orrs	r3, r2
 800596c:	b29a      	uxth	r2, r3
 800596e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005972:	801a      	strh	r2, [r3, #0]
 8005974:	e3df      	b.n	8006136 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800597a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	78db      	ldrb	r3, [r3, #3]
 8005982:	2b02      	cmp	r3, #2
 8005984:	f040 8218 	bne.w	8005db8 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800598c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	785b      	ldrb	r3, [r3, #1]
 8005994:	2b00      	cmp	r3, #0
 8005996:	f040 809d 	bne.w	8005ad4 <USB_EPStartXfer+0x1080>
 800599a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800599e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	461a      	mov	r2, r3
 80059ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059be:	4413      	add	r3, r2
 80059c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	011a      	lsls	r2, r3, #4
 80059d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059d6:	4413      	add	r3, r2
 80059d8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059e4:	881b      	ldrh	r3, [r3, #0]
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059f2:	801a      	strh	r2, [r3, #0]
 80059f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	2b3e      	cmp	r3, #62	@ 0x3e
 8005a02:	d92b      	bls.n	8005a5c <USB_EPStartXfer+0x1008>
 8005a04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	095b      	lsrs	r3, r3, #5
 8005a12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	f003 031f 	and.w	r3, r3, #31
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d104      	bne.n	8005a34 <USB_EPStartXfer+0xfe0>
 8005a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a38:	881b      	ldrh	r3, [r3, #0]
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	029b      	lsls	r3, r3, #10
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	4313      	orrs	r3, r2
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a58:	801a      	strh	r2, [r3, #0]
 8005a5a:	e070      	b.n	8005b3e <USB_EPStartXfer+0x10ea>
 8005a5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10c      	bne.n	8005a86 <USB_EPStartXfer+0x1032>
 8005a6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a70:	881b      	ldrh	r3, [r3, #0]
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a82:	801a      	strh	r2, [r3, #0]
 8005a84:	e05b      	b.n	8005b3e <USB_EPStartXfer+0x10ea>
 8005a86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	085b      	lsrs	r3, r3, #1
 8005a94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d004      	beq.n	8005ab6 <USB_EPStartXfer+0x1062>
 8005aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ab6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	b29a      	uxth	r2, r3
 8005abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	029b      	lsls	r3, r3, #10
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ad0:	801a      	strh	r2, [r3, #0]
 8005ad2:	e034      	b.n	8005b3e <USB_EPStartXfer+0x10ea>
 8005ad4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ad8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	785b      	ldrb	r3, [r3, #1]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d12c      	bne.n	8005b3e <USB_EPStartXfer+0x10ea>
 8005ae4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005af2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	461a      	mov	r2, r3
 8005b04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b08:	4413      	add	r3, r2
 8005b0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	011a      	lsls	r2, r3, #4
 8005b1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b20:	4413      	add	r3, r2
 8005b22:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005b3c:	801a      	strh	r2, [r3, #0]
 8005b3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	785b      	ldrb	r3, [r3, #1]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f040 809d 	bne.w	8005c98 <USB_EPStartXfer+0x1244>
 8005b5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b82:	4413      	add	r3, r2
 8005b84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	011a      	lsls	r2, r3, #4
 8005b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005bb6:	801a      	strh	r2, [r3, #0]
 8005bb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bc6:	d92b      	bls.n	8005c20 <USB_EPStartXfer+0x11cc>
 8005bc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	095b      	lsrs	r3, r3, #5
 8005bd6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d104      	bne.n	8005bf8 <USB_EPStartXfer+0x11a4>
 8005bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	029b      	lsls	r3, r3, #10
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c1c:	801a      	strh	r2, [r3, #0]
 8005c1e:	e069      	b.n	8005cf4 <USB_EPStartXfer+0x12a0>
 8005c20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d10c      	bne.n	8005c4a <USB_EPStartXfer+0x11f6>
 8005c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c34:	881b      	ldrh	r3, [r3, #0]
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c46:	801a      	strh	r2, [r3, #0]
 8005c48:	e054      	b.n	8005cf4 <USB_EPStartXfer+0x12a0>
 8005c4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	085b      	lsrs	r3, r3, #1
 8005c58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d004      	beq.n	8005c7a <USB_EPStartXfer+0x1226>
 8005c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c74:	3301      	adds	r3, #1
 8005c76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	029b      	lsls	r3, r3, #10
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c94:	801a      	strh	r2, [r3, #0]
 8005c96:	e02d      	b.n	8005cf4 <USB_EPStartXfer+0x12a0>
 8005c98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	785b      	ldrb	r3, [r3, #1]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d125      	bne.n	8005cf4 <USB_EPStartXfer+0x12a0>
 8005ca8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	461a      	mov	r2, r3
 8005cba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	011a      	lsls	r2, r3, #4
 8005cd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005cd6:	4413      	add	r3, r2
 8005cd8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005cdc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	691b      	ldr	r3, [r3, #16]
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005cf2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005cf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 8218 	beq.w	8006136 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	881b      	ldrh	r3, [r3, #0]
 8005d22:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005d26:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d005      	beq.n	8005d3e <USB_EPStartXfer+0x12ea>
 8005d32:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d10d      	bne.n	8005d5a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005d3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f040 81f5 	bne.w	8006136 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005d4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f040 81ee 	bne.w	8006136 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	881b      	ldrh	r3, [r3, #0]
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d80:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8005d84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d88:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	441a      	add	r2, r3
 8005d9e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005da2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005da6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005daa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	8013      	strh	r3, [r2, #0]
 8005db6:	e1be      	b.n	8006136 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	78db      	ldrb	r3, [r3, #3]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	f040 81b4 	bne.w	8006132 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8005dca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	699a      	ldr	r2, [r3, #24]
 8005dd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d917      	bls.n	8005e16 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8005de6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8005df6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	699a      	ldr	r2, [r3, #24]
 8005e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e06:	1ad2      	subs	r2, r2, r3
 8005e08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	619a      	str	r2, [r3, #24]
 8005e14:	e00e      	b.n	8005e34 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8005e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8005e26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2200      	movs	r2, #0
 8005e32:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	785b      	ldrb	r3, [r3, #1]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f040 8085 	bne.w	8005f50 <USB_EPStartXfer+0x14fc>
 8005e46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	461a      	mov	r2, r3
 8005e66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	011a      	lsls	r2, r3, #4
 8005e7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e82:	4413      	add	r3, r2
 8005e84:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e9e:	801a      	strh	r2, [r3, #0]
 8005ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ea4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005ea6:	d923      	bls.n	8005ef0 <USB_EPStartXfer+0x149c>
 8005ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eac:	095b      	lsrs	r3, r3, #5
 8005eae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eb6:	f003 031f 	and.w	r3, r3, #31
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d104      	bne.n	8005ec8 <USB_EPStartXfer+0x1474>
 8005ebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005ec8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ecc:	881b      	ldrh	r3, [r3, #0]
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	029b      	lsls	r3, r3, #10
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	4313      	orrs	r3, r2
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ee2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005eec:	801a      	strh	r2, [r3, #0]
 8005eee:	e060      	b.n	8005fb2 <USB_EPStartXfer+0x155e>
 8005ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10c      	bne.n	8005f12 <USB_EPStartXfer+0x14be>
 8005ef8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f0e:	801a      	strh	r2, [r3, #0]
 8005f10:	e04f      	b.n	8005fb2 <USB_EPStartXfer+0x155e>
 8005f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f16:	085b      	lsrs	r3, r3, #1
 8005f18:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d004      	beq.n	8005f32 <USB_EPStartXfer+0x14de>
 8005f28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f36:	881b      	ldrh	r3, [r3, #0]
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	029b      	lsls	r3, r3, #10
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	4313      	orrs	r3, r2
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f4c:	801a      	strh	r2, [r3, #0]
 8005f4e:	e030      	b.n	8005fb2 <USB_EPStartXfer+0x155e>
 8005f50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	785b      	ldrb	r3, [r3, #1]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d128      	bne.n	8005fb2 <USB_EPStartXfer+0x155e>
 8005f60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	461a      	mov	r2, r3
 8005f80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f84:	4413      	add	r3, r2
 8005f86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	781b      	ldrb	r3, [r3, #0]
 8005f96:	011a      	lsls	r2, r3, #4
 8005f98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005fa2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005fb0:	801a      	strh	r2, [r3, #0]
 8005fb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	785b      	ldrb	r3, [r3, #1]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f040 8085 	bne.w	80060dc <USB_EPStartXfer+0x1688>
 8005fd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005fe0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fe4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005ff6:	4413      	add	r3, r2
 8005ff8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005ffc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006000:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	011a      	lsls	r2, r3, #4
 800600a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800600e:	4413      	add	r3, r2
 8006010:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006014:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006018:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800601c:	881b      	ldrh	r3, [r3, #0]
 800601e:	b29b      	uxth	r3, r3
 8006020:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006024:	b29a      	uxth	r2, r3
 8006026:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800602a:	801a      	strh	r2, [r3, #0]
 800602c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006030:	2b3e      	cmp	r3, #62	@ 0x3e
 8006032:	d923      	bls.n	800607c <USB_EPStartXfer+0x1628>
 8006034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006038:	095b      	lsrs	r3, r3, #5
 800603a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800603e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006042:	f003 031f 	and.w	r3, r3, #31
 8006046:	2b00      	cmp	r3, #0
 8006048:	d104      	bne.n	8006054 <USB_EPStartXfer+0x1600>
 800604a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800604e:	3b01      	subs	r3, #1
 8006050:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006054:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006058:	881b      	ldrh	r3, [r3, #0]
 800605a:	b29a      	uxth	r2, r3
 800605c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006060:	b29b      	uxth	r3, r3
 8006062:	029b      	lsls	r3, r3, #10
 8006064:	b29b      	uxth	r3, r3
 8006066:	4313      	orrs	r3, r2
 8006068:	b29b      	uxth	r3, r3
 800606a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800606e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006072:	b29a      	uxth	r2, r3
 8006074:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006078:	801a      	strh	r2, [r3, #0]
 800607a:	e05c      	b.n	8006136 <USB_EPStartXfer+0x16e2>
 800607c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10c      	bne.n	800609e <USB_EPStartXfer+0x164a>
 8006084:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	b29b      	uxth	r3, r3
 800608c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006090:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006094:	b29a      	uxth	r2, r3
 8006096:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800609a:	801a      	strh	r2, [r3, #0]
 800609c:	e04b      	b.n	8006136 <USB_EPStartXfer+0x16e2>
 800609e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060a2:	085b      	lsrs	r3, r3, #1
 80060a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d004      	beq.n	80060be <USB_EPStartXfer+0x166a>
 80060b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060b8:	3301      	adds	r3, #1
 80060ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80060c2:	881b      	ldrh	r3, [r3, #0]
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	029b      	lsls	r3, r3, #10
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	4313      	orrs	r3, r2
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80060d8:	801a      	strh	r2, [r3, #0]
 80060da:	e02c      	b.n	8006136 <USB_EPStartXfer+0x16e2>
 80060dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	785b      	ldrb	r3, [r3, #1]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d124      	bne.n	8006136 <USB_EPStartXfer+0x16e2>
 80060ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	461a      	mov	r2, r3
 80060fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006102:	4413      	add	r3, r2
 8006104:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006108:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800610c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	011a      	lsls	r2, r3, #4
 8006116:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800611a:	4413      	add	r3, r2
 800611c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006120:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006128:	b29a      	uxth	r2, r3
 800612a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800612e:	801a      	strh	r2, [r3, #0]
 8006130:	e001      	b.n	8006136 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e03a      	b.n	80061ac <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	4413      	add	r3, r2
 8006150:	881b      	ldrh	r3, [r3, #0]
 8006152:	b29b      	uxth	r3, r3
 8006154:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006158:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800615c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006160:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006164:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006168:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800616c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006170:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006174:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800617c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006186:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	441a      	add	r2, r3
 8006192:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800619a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800619e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b085      	sub	sp, #20
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
 80061be:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	785b      	ldrb	r3, [r3, #1]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d020      	beq.n	800620a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061de:	81bb      	strh	r3, [r7, #12]
 80061e0:	89bb      	ldrh	r3, [r7, #12]
 80061e2:	f083 0310 	eor.w	r3, r3, #16
 80061e6:	81bb      	strh	r3, [r7, #12]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	441a      	add	r2, r3
 80061f2:	89bb      	ldrh	r3, [r7, #12]
 80061f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006204:	b29b      	uxth	r3, r3
 8006206:	8013      	strh	r3, [r2, #0]
 8006208:	e01f      	b.n	800624a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	881b      	ldrh	r3, [r3, #0]
 8006216:	b29b      	uxth	r3, r3
 8006218:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800621c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006220:	81fb      	strh	r3, [r7, #14]
 8006222:	89fb      	ldrh	r3, [r7, #14]
 8006224:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006228:	81fb      	strh	r3, [r7, #14]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	441a      	add	r2, r3
 8006234:	89fb      	ldrh	r3, [r7, #14]
 8006236:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800623a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800623e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006246:	b29b      	uxth	r3, r3
 8006248:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	bc80      	pop	{r7}
 8006254:	4770      	bx	lr

08006256 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006256:	b480      	push	{r7}
 8006258:	b087      	sub	sp, #28
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
 800625e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	7b1b      	ldrb	r3, [r3, #12]
 8006264:	2b00      	cmp	r3, #0
 8006266:	f040 809d 	bne.w	80063a4 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	785b      	ldrb	r3, [r3, #1]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d04c      	beq.n	800630c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4413      	add	r3, r2
 800627c:	881b      	ldrh	r3, [r3, #0]
 800627e:	823b      	strh	r3, [r7, #16]
 8006280:	8a3b      	ldrh	r3, [r7, #16]
 8006282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006286:	2b00      	cmp	r3, #0
 8006288:	d01b      	beq.n	80062c2 <USB_EPClearStall+0x6c>
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	881b      	ldrh	r3, [r3, #0]
 8006296:	b29b      	uxth	r3, r3
 8006298:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800629c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062a0:	81fb      	strh	r3, [r7, #14]
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	441a      	add	r2, r3
 80062ac:	89fb      	ldrh	r3, [r7, #14]
 80062ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80062be:	b29b      	uxth	r3, r3
 80062c0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	78db      	ldrb	r3, [r3, #3]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d06c      	beq.n	80063a4 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4413      	add	r3, r2
 80062d4:	881b      	ldrh	r3, [r3, #0]
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062e0:	81bb      	strh	r3, [r7, #12]
 80062e2:	89bb      	ldrh	r3, [r7, #12]
 80062e4:	f083 0320 	eor.w	r3, r3, #32
 80062e8:	81bb      	strh	r3, [r7, #12]
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	441a      	add	r2, r3
 80062f4:	89bb      	ldrh	r3, [r7, #12]
 80062f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006306:	b29b      	uxth	r3, r3
 8006308:	8013      	strh	r3, [r2, #0]
 800630a:	e04b      	b.n	80063a4 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	4413      	add	r3, r2
 8006316:	881b      	ldrh	r3, [r3, #0]
 8006318:	82fb      	strh	r3, [r7, #22]
 800631a:	8afb      	ldrh	r3, [r7, #22]
 800631c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d01b      	beq.n	800635c <USB_EPClearStall+0x106>
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	4413      	add	r3, r2
 800632e:	881b      	ldrh	r3, [r3, #0]
 8006330:	b29b      	uxth	r3, r3
 8006332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800633a:	82bb      	strh	r3, [r7, #20]
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	441a      	add	r2, r3
 8006346:	8abb      	ldrh	r3, [r7, #20]
 8006348:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800634c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006350:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006358:	b29b      	uxth	r3, r3
 800635a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	4413      	add	r3, r2
 8006366:	881b      	ldrh	r3, [r3, #0]
 8006368:	b29b      	uxth	r3, r3
 800636a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800636e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006372:	827b      	strh	r3, [r7, #18]
 8006374:	8a7b      	ldrh	r3, [r7, #18]
 8006376:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800637a:	827b      	strh	r3, [r7, #18]
 800637c:	8a7b      	ldrh	r3, [r7, #18]
 800637e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006382:	827b      	strh	r3, [r7, #18]
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	441a      	add	r2, r3
 800638e:	8a7b      	ldrh	r3, [r7, #18]
 8006390:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006394:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006398:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800639c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	371c      	adds	r7, #28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr

080063b0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	460b      	mov	r3, r1
 80063ba:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80063bc:	78fb      	ldrb	r3, [r7, #3]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d103      	bne.n	80063ca <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2280      	movs	r2, #128	@ 0x80
 80063c6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bc80      	pop	{r7}
 80063d4:	4770      	bx	lr

080063d6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bc80      	pop	{r7}
 80063e8:	4770      	bx	lr

080063ea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b083      	sub	sp, #12
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bc80      	pop	{r7}
 80063fc:	4770      	bx	lr

080063fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80063fe:	b480      	push	{r7}
 8006400:	b085      	sub	sp, #20
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800640c:	b29b      	uxth	r3, r3
 800640e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006410:	68fb      	ldr	r3, [r7, #12]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3714      	adds	r7, #20
 8006416:	46bd      	mov	sp, r7
 8006418:	bc80      	pop	{r7}
 800641a:	4770      	bx	lr

0800641c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	bc80      	pop	{r7}
 8006430:	4770      	bx	lr

08006432 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006432:	b480      	push	{r7}
 8006434:	b08b      	sub	sp, #44	@ 0x2c
 8006436:	af00      	add	r7, sp, #0
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	4611      	mov	r1, r2
 800643e:	461a      	mov	r2, r3
 8006440:	460b      	mov	r3, r1
 8006442:	80fb      	strh	r3, [r7, #6]
 8006444:	4613      	mov	r3, r2
 8006446:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006448:	88bb      	ldrh	r3, [r7, #4]
 800644a:	3301      	adds	r3, #1
 800644c:	085b      	lsrs	r3, r3, #1
 800644e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006458:	88fb      	ldrh	r3, [r7, #6]
 800645a:	005a      	lsls	r2, r3, #1
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	4413      	add	r3, r2
 8006460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006464:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	627b      	str	r3, [r7, #36]	@ 0x24
 800646a:	e01f      	b.n	80064ac <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	3301      	adds	r3, #1
 8006476:	781b      	ldrb	r3, [r3, #0]
 8006478:	b21b      	sxth	r3, r3
 800647a:	021b      	lsls	r3, r3, #8
 800647c:	b21a      	sxth	r2, r3
 800647e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006482:	4313      	orrs	r3, r2
 8006484:	b21b      	sxth	r3, r3
 8006486:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006488:	6a3b      	ldr	r3, [r7, #32]
 800648a:	8a7a      	ldrh	r2, [r7, #18]
 800648c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800648e:	6a3b      	ldr	r3, [r7, #32]
 8006490:	3302      	adds	r3, #2
 8006492:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006494:	6a3b      	ldr	r3, [r7, #32]
 8006496:	3302      	adds	r3, #2
 8006498:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	3301      	adds	r3, #1
 800649e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	3301      	adds	r3, #1
 80064a4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80064a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a8:	3b01      	subs	r3, #1
 80064aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1dc      	bne.n	800646c <USB_WritePMA+0x3a>
  }
}
 80064b2:	bf00      	nop
 80064b4:	bf00      	nop
 80064b6:	372c      	adds	r7, #44	@ 0x2c
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bc80      	pop	{r7}
 80064bc:	4770      	bx	lr

080064be <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80064be:	b480      	push	{r7}
 80064c0:	b08b      	sub	sp, #44	@ 0x2c
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	60f8      	str	r0, [r7, #12]
 80064c6:	60b9      	str	r1, [r7, #8]
 80064c8:	4611      	mov	r1, r2
 80064ca:	461a      	mov	r2, r3
 80064cc:	460b      	mov	r3, r1
 80064ce:	80fb      	strh	r3, [r7, #6]
 80064d0:	4613      	mov	r3, r2
 80064d2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80064d4:	88bb      	ldrh	r3, [r7, #4]
 80064d6:	085b      	lsrs	r3, r3, #1
 80064d8:	b29b      	uxth	r3, r3
 80064da:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80064e4:	88fb      	ldrh	r3, [r7, #6]
 80064e6:	005a      	lsls	r2, r3, #1
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064f0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f6:	e01b      	b.n	8006530 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80064f8:	6a3b      	ldr	r3, [r7, #32]
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006500:	6a3b      	ldr	r3, [r7, #32]
 8006502:	3302      	adds	r3, #2
 8006504:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	b2da      	uxtb	r2, r3
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	3301      	adds	r3, #1
 8006512:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	0a1b      	lsrs	r3, r3, #8
 8006518:	b2da      	uxtb	r2, r3
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	3301      	adds	r3, #1
 8006522:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	3302      	adds	r3, #2
 8006528:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800652a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652c:	3b01      	subs	r3, #1
 800652e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006532:	2b00      	cmp	r3, #0
 8006534:	d1e0      	bne.n	80064f8 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006536:	88bb      	ldrh	r3, [r7, #4]
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	b29b      	uxth	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d007      	beq.n	8006552 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	b29b      	uxth	r3, r3
 8006548:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	b2da      	uxtb	r2, r3
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	701a      	strb	r2, [r3, #0]
  }
}
 8006552:	bf00      	nop
 8006554:	372c      	adds	r7, #44	@ 0x2c
 8006556:	46bd      	mov	sp, r7
 8006558:	bc80      	pop	{r7}
 800655a:	4770      	bx	lr

0800655c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	460b      	mov	r3, r1
 8006566:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006568:	2300      	movs	r3, #0
 800656a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	7c1b      	ldrb	r3, [r3, #16]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d115      	bne.n	80065a0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006574:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006578:	2202      	movs	r2, #2
 800657a:	2181      	movs	r1, #129	@ 0x81
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f001 fe2c 	bl	80081da <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2201      	movs	r2, #1
 8006586:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006588:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800658c:	2202      	movs	r2, #2
 800658e:	2101      	movs	r1, #1
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f001 fe22 	bl	80081da <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800659e:	e012      	b.n	80065c6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80065a0:	2340      	movs	r3, #64	@ 0x40
 80065a2:	2202      	movs	r2, #2
 80065a4:	2181      	movs	r1, #129	@ 0x81
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f001 fe17 	bl	80081da <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065b2:	2340      	movs	r3, #64	@ 0x40
 80065b4:	2202      	movs	r2, #2
 80065b6:	2101      	movs	r1, #1
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f001 fe0e 	bl	80081da <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80065c6:	2308      	movs	r3, #8
 80065c8:	2203      	movs	r2, #3
 80065ca:	2182      	movs	r1, #130	@ 0x82
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f001 fe04 	bl	80081da <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2201      	movs	r2, #1
 80065d6:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80065d8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80065dc:	f001 ff24 	bl	8008428 <USBD_static_malloc>
 80065e0:	4602      	mov	r2, r0
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d102      	bne.n	80065f8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80065f2:	2301      	movs	r3, #1
 80065f4:	73fb      	strb	r3, [r7, #15]
 80065f6:	e026      	b.n	8006646 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065fe:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	2200      	movs	r2, #0
 800660e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	2200      	movs	r2, #0
 8006616:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	7c1b      	ldrb	r3, [r3, #16]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d109      	bne.n	8006636 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800662c:	2101      	movs	r1, #1
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f001 fec3 	bl	80083ba <USBD_LL_PrepareReceive>
 8006634:	e007      	b.n	8006646 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800663c:	2340      	movs	r3, #64	@ 0x40
 800663e:	2101      	movs	r1, #1
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f001 feba 	bl	80083ba <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006646:	7bfb      	ldrb	r3, [r7, #15]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800665c:	2300      	movs	r3, #0
 800665e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006660:	2181      	movs	r1, #129	@ 0x81
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f001 fddf 	bl	8008226 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800666e:	2101      	movs	r1, #1
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f001 fdd8 	bl	8008226 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800667e:	2182      	movs	r1, #130	@ 0x82
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f001 fdd0 	bl	8008226 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00e      	beq.n	80066b4 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066a6:	4618      	mov	r0, r3
 80066a8:	f001 feca 	bl	8008440 <USBD_static_free>
    pdev->pClassData = NULL;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3710      	adds	r7, #16
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b086      	sub	sp, #24
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
 80066c6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066ce:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80066d0:	2300      	movs	r3, #0
 80066d2:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80066d4:	2300      	movs	r3, #0
 80066d6:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80066d8:	2300      	movs	r3, #0
 80066da:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d039      	beq.n	800675c <USBD_CDC_Setup+0x9e>
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d17f      	bne.n	80067ec <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	88db      	ldrh	r3, [r3, #6]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d029      	beq.n	8006748 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	b25b      	sxtb	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	da11      	bge.n	8006722 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800670a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800670c:	683a      	ldr	r2, [r7, #0]
 800670e:	88d2      	ldrh	r2, [r2, #6]
 8006710:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006712:	6939      	ldr	r1, [r7, #16]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	88db      	ldrh	r3, [r3, #6]
 8006718:	461a      	mov	r2, r3
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f001 f9d6 	bl	8007acc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006720:	e06b      	b.n	80067fa <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	785a      	ldrb	r2, [r3, #1]
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	88db      	ldrh	r3, [r3, #6]
 8006730:	b2da      	uxtb	r2, r3
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006738:	6939      	ldr	r1, [r7, #16]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	88db      	ldrh	r3, [r3, #6]
 800673e:	461a      	mov	r2, r3
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f001 f9f1 	bl	8007b28 <USBD_CtlPrepareRx>
      break;
 8006746:	e058      	b.n	80067fa <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	683a      	ldr	r2, [r7, #0]
 8006752:	7850      	ldrb	r0, [r2, #1]
 8006754:	2200      	movs	r2, #0
 8006756:	6839      	ldr	r1, [r7, #0]
 8006758:	4798      	blx	r3
      break;
 800675a:	e04e      	b.n	80067fa <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	785b      	ldrb	r3, [r3, #1]
 8006760:	2b0b      	cmp	r3, #11
 8006762:	d02e      	beq.n	80067c2 <USBD_CDC_Setup+0x104>
 8006764:	2b0b      	cmp	r3, #11
 8006766:	dc38      	bgt.n	80067da <USBD_CDC_Setup+0x11c>
 8006768:	2b00      	cmp	r3, #0
 800676a:	d002      	beq.n	8006772 <USBD_CDC_Setup+0xb4>
 800676c:	2b0a      	cmp	r3, #10
 800676e:	d014      	beq.n	800679a <USBD_CDC_Setup+0xdc>
 8006770:	e033      	b.n	80067da <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006778:	2b03      	cmp	r3, #3
 800677a:	d107      	bne.n	800678c <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800677c:	f107 030c 	add.w	r3, r7, #12
 8006780:	2202      	movs	r2, #2
 8006782:	4619      	mov	r1, r3
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f001 f9a1 	bl	8007acc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800678a:	e02e      	b.n	80067ea <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800678c:	6839      	ldr	r1, [r7, #0]
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f001 f932 	bl	80079f8 <USBD_CtlError>
            ret = USBD_FAIL;
 8006794:	2302      	movs	r3, #2
 8006796:	75fb      	strb	r3, [r7, #23]
          break;
 8006798:	e027      	b.n	80067ea <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067a0:	2b03      	cmp	r3, #3
 80067a2:	d107      	bne.n	80067b4 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80067a4:	f107 030f 	add.w	r3, r7, #15
 80067a8:	2201      	movs	r2, #1
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f001 f98d 	bl	8007acc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80067b2:	e01a      	b.n	80067ea <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80067b4:	6839      	ldr	r1, [r7, #0]
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f001 f91e 	bl	80079f8 <USBD_CtlError>
            ret = USBD_FAIL;
 80067bc:	2302      	movs	r3, #2
 80067be:	75fb      	strb	r3, [r7, #23]
          break;
 80067c0:	e013      	b.n	80067ea <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067c8:	2b03      	cmp	r3, #3
 80067ca:	d00d      	beq.n	80067e8 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80067cc:	6839      	ldr	r1, [r7, #0]
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f001 f912 	bl	80079f8 <USBD_CtlError>
            ret = USBD_FAIL;
 80067d4:	2302      	movs	r3, #2
 80067d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80067d8:	e006      	b.n	80067e8 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80067da:	6839      	ldr	r1, [r7, #0]
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f001 f90b 	bl	80079f8 <USBD_CtlError>
          ret = USBD_FAIL;
 80067e2:	2302      	movs	r3, #2
 80067e4:	75fb      	strb	r3, [r7, #23]
          break;
 80067e6:	e000      	b.n	80067ea <USBD_CDC_Setup+0x12c>
          break;
 80067e8:	bf00      	nop
      }
      break;
 80067ea:	e006      	b.n	80067fa <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f001 f902 	bl	80079f8 <USBD_CtlError>
      ret = USBD_FAIL;
 80067f4:	2302      	movs	r3, #2
 80067f6:	75fb      	strb	r3, [r7, #23]
      break;
 80067f8:	bf00      	nop
  }

  return ret;
 80067fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006816:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800681e:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006826:	2b00      	cmp	r3, #0
 8006828:	d03a      	beq.n	80068a0 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800682a:	78fa      	ldrb	r2, [r7, #3]
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4413      	add	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	440b      	add	r3, r1
 8006838:	331c      	adds	r3, #28
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d029      	beq.n	8006894 <USBD_CDC_DataIn+0x90>
 8006840:	78fa      	ldrb	r2, [r7, #3]
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	4613      	mov	r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	440b      	add	r3, r1
 800684e:	331c      	adds	r3, #28
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	78f9      	ldrb	r1, [r7, #3]
 8006854:	68b8      	ldr	r0, [r7, #8]
 8006856:	460b      	mov	r3, r1
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	440b      	add	r3, r1
 800685c:	00db      	lsls	r3, r3, #3
 800685e:	4403      	add	r3, r0
 8006860:	3320      	adds	r3, #32
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	fbb2 f1f3 	udiv	r1, r2, r3
 8006868:	fb01 f303 	mul.w	r3, r1, r3
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d110      	bne.n	8006894 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8006872:	78fa      	ldrb	r2, [r7, #3]
 8006874:	6879      	ldr	r1, [r7, #4]
 8006876:	4613      	mov	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	440b      	add	r3, r1
 8006880:	331c      	adds	r3, #28
 8006882:	2200      	movs	r2, #0
 8006884:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006886:	78f9      	ldrb	r1, [r7, #3]
 8006888:	2300      	movs	r3, #0
 800688a:	2200      	movs	r2, #0
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f001 fd71 	bl	8008374 <USBD_LL_Transmit>
 8006892:	e003      	b.n	800689c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800689c:	2300      	movs	r3, #0
 800689e:	e000      	b.n	80068a2 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80068a0:	2302      	movs	r3, #2
  }
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3710      	adds	r7, #16
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b084      	sub	sp, #16
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
 80068b2:	460b      	mov	r3, r1
 80068b4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068bc:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80068be:	78fb      	ldrb	r3, [r7, #3]
 80068c0:	4619      	mov	r1, r3
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f001 fd9c 	bl	8008400 <USBD_LL_GetRxDataSize>
 80068c8:	4602      	mov	r2, r0
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00d      	beq.n	80068f6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80068ee:	4611      	mov	r1, r2
 80068f0:	4798      	blx	r3

    return USBD_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	e000      	b.n	80068f8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80068f6:	2302      	movs	r3, #2
  }
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800690e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006916:	2b00      	cmp	r3, #0
 8006918:	d014      	beq.n	8006944 <USBD_CDC_EP0_RxReady+0x44>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006920:	2bff      	cmp	r3, #255	@ 0xff
 8006922:	d00f      	beq.n	8006944 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8006932:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800693a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	22ff      	movs	r2, #255	@ 0xff
 8006940:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2243      	movs	r2, #67	@ 0x43
 800695c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800695e:	4b03      	ldr	r3, [pc, #12]	@ (800696c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006960:	4618      	mov	r0, r3
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	bc80      	pop	{r7}
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	20000094 	.word	0x20000094

08006970 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2243      	movs	r2, #67	@ 0x43
 800697c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800697e:	4b03      	ldr	r3, [pc, #12]	@ (800698c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006980:	4618      	mov	r0, r3
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	bc80      	pop	{r7}
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	20000050 	.word	0x20000050

08006990 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2243      	movs	r2, #67	@ 0x43
 800699c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800699e:	4b03      	ldr	r3, [pc, #12]	@ (80069ac <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bc80      	pop	{r7}
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	200000d8 	.word	0x200000d8

080069b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	220a      	movs	r2, #10
 80069bc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80069be:	4b03      	ldr	r3, [pc, #12]	@ (80069cc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bc80      	pop	{r7}
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	2000000c 	.word	0x2000000c

080069d0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b085      	sub	sp, #20
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80069da:	2302      	movs	r3, #2
 80069dc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d005      	beq.n	80069f0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80069ec:	2300      	movs	r3, #0
 80069ee:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80069f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bc80      	pop	{r7}
 80069fa:	4770      	bx	lr

080069fc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	4613      	mov	r3, r2
 8006a08:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a10:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006a1a:	88fa      	ldrh	r2, [r7, #6]
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	371c      	adds	r7, #28
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bc80      	pop	{r7}
 8006a2c:	4770      	bx	lr

08006a2e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b085      	sub	sp, #20
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
 8006a36:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a3e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3714      	adds	r7, #20
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bc80      	pop	{r7}
 8006a52:	4770      	bx	lr

08006a54 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d017      	beq.n	8006a9e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	7c1b      	ldrb	r3, [r3, #16]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d109      	bne.n	8006a8a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a80:	2101      	movs	r1, #1
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f001 fc99 	bl	80083ba <USBD_LL_PrepareReceive>
 8006a88:	e007      	b.n	8006a9a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a90:	2340      	movs	r3, #64	@ 0x40
 8006a92:	2101      	movs	r1, #1
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f001 fc90 	bl	80083ba <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	e000      	b.n	8006aa0 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006a9e:	2302      	movs	r3, #2
  }
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006abc:	2302      	movs	r3, #2
 8006abe:	e01a      	b.n	8006af6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d003      	beq.n	8006ad2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	79fa      	ldrb	r2, [r7, #7]
 8006aec:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f001 fafe 	bl	80080f0 <USBD_LL_Init>

  return USBD_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006afe:	b480      	push	{r7}
 8006b00:	b085      	sub	sp, #20
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d006      	beq.n	8006b20 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	73fb      	strb	r3, [r7, #15]
 8006b1e:	e001      	b.n	8006b24 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006b20:	2302      	movs	r3, #2
 8006b22:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3714      	adds	r7, #20
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bc80      	pop	{r7}
 8006b2e:	4770      	bx	lr

08006b30 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b082      	sub	sp, #8
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f001 fb33 	bl	80081a4 <USBD_LL_Start>

  return USBD_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3708      	adds	r7, #8
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bc80      	pop	{r7}
 8006b5a:	4770      	bx	lr

08006b5c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	460b      	mov	r3, r1
 8006b66:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006b68:	2302      	movs	r3, #2
 8006b6a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00c      	beq.n	8006b90 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	78fa      	ldrb	r2, [r7, #3]
 8006b80:	4611      	mov	r1, r2
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	4798      	blx	r3
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b082      	sub	sp, #8
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	78fa      	ldrb	r2, [r7, #3]
 8006bb0:	4611      	mov	r1, r2
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	4798      	blx	r3

  return USBD_OK;
 8006bb6:	2300      	movs	r3, #0
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3708      	adds	r7, #8
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006bd0:	6839      	ldr	r1, [r7, #0]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f000 fed7 	bl	8007986 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006be6:	461a      	mov	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006bf4:	f003 031f 	and.w	r3, r3, #31
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d016      	beq.n	8006c2a <USBD_LL_SetupStage+0x6a>
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	d81c      	bhi.n	8006c3a <USBD_LL_SetupStage+0x7a>
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d002      	beq.n	8006c0a <USBD_LL_SetupStage+0x4a>
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d008      	beq.n	8006c1a <USBD_LL_SetupStage+0x5a>
 8006c08:	e017      	b.n	8006c3a <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006c10:	4619      	mov	r1, r3
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f9ca 	bl	8006fac <USBD_StdDevReq>
      break;
 8006c18:	e01a      	b.n	8006c50 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006c20:	4619      	mov	r1, r3
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 fa2c 	bl	8007080 <USBD_StdItfReq>
      break;
 8006c28:	e012      	b.n	8006c50 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006c30:	4619      	mov	r1, r3
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 fa6c 	bl	8007110 <USBD_StdEPReq>
      break;
 8006c38:	e00a      	b.n	8006c50 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006c40:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	4619      	mov	r1, r3
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f001 fb0b 	bl	8008264 <USBD_LL_StallEP>
      break;
 8006c4e:	bf00      	nop
  }

  return USBD_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3708      	adds	r7, #8
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b086      	sub	sp, #24
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	60f8      	str	r0, [r7, #12]
 8006c62:	460b      	mov	r3, r1
 8006c64:	607a      	str	r2, [r7, #4]
 8006c66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006c68:	7afb      	ldrb	r3, [r7, #11]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d14b      	bne.n	8006d06 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006c74:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006c7c:	2b03      	cmp	r3, #3
 8006c7e:	d134      	bne.n	8006cea <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	68da      	ldr	r2, [r3, #12]
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d919      	bls.n	8006cc0 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	68da      	ldr	r2, [r3, #12]
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	1ad2      	subs	r2, r2, r3
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	68da      	ldr	r2, [r3, #12]
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d203      	bcs.n	8006cae <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	e002      	b.n	8006cb4 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	6879      	ldr	r1, [r7, #4]
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 ff53 	bl	8007b64 <USBD_CtlContinueRx>
 8006cbe:	e038      	b.n	8006d32 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00a      	beq.n	8006ce2 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006cd2:	2b03      	cmp	r3, #3
 8006cd4:	d105      	bne.n	8006ce2 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 ff50 	bl	8007b88 <USBD_CtlSendStatus>
 8006ce8:	e023      	b.n	8006d32 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006cf0:	2b05      	cmp	r3, #5
 8006cf2:	d11e      	bne.n	8006d32 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f001 fab0 	bl	8008264 <USBD_LL_StallEP>
 8006d04:	e015      	b.n	8006d32 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00d      	beq.n	8006d2e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006d18:	2b03      	cmp	r3, #3
 8006d1a:	d108      	bne.n	8006d2e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	7afa      	ldrb	r2, [r7, #11]
 8006d26:	4611      	mov	r1, r2
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	4798      	blx	r3
 8006d2c:	e001      	b.n	8006d32 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006d2e:	2302      	movs	r3, #2
 8006d30:	e000      	b.n	8006d34 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	460b      	mov	r3, r1
 8006d46:	607a      	str	r2, [r7, #4]
 8006d48:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006d4a:	7afb      	ldrb	r3, [r7, #11]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d17f      	bne.n	8006e50 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3314      	adds	r3, #20
 8006d54:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d15c      	bne.n	8006e1a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d915      	bls.n	8006d98 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	68da      	ldr	r2, [r3, #12]
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	1ad2      	subs	r2, r2, r3
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	461a      	mov	r2, r3
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 febd 	bl	8007b04 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2100      	movs	r1, #0
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f001 fb12 	bl	80083ba <USBD_LL_PrepareReceive>
 8006d96:	e04e      	b.n	8006e36 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	6912      	ldr	r2, [r2, #16]
 8006da0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006da4:	fb01 f202 	mul.w	r2, r1, r2
 8006da8:	1a9b      	subs	r3, r3, r2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d11c      	bne.n	8006de8 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	689a      	ldr	r2, [r3, #8]
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d316      	bcc.n	8006de8 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	689a      	ldr	r2, [r3, #8]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d20f      	bcs.n	8006de8 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006dc8:	2200      	movs	r2, #0
 8006dca:	2100      	movs	r1, #0
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f000 fe99 	bl	8007b04 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006dda:	2300      	movs	r3, #0
 8006ddc:	2200      	movs	r2, #0
 8006dde:	2100      	movs	r1, #0
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f001 faea 	bl	80083ba <USBD_LL_PrepareReceive>
 8006de6:	e026      	b.n	8006e36 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d00a      	beq.n	8006e0a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	d105      	bne.n	8006e0a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006e0a:	2180      	movs	r1, #128	@ 0x80
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f001 fa29 	bl	8008264 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006e12:	68f8      	ldr	r0, [r7, #12]
 8006e14:	f000 fecb 	bl	8007bae <USBD_CtlReceiveStatus>
 8006e18:	e00d      	b.n	8006e36 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006e20:	2b04      	cmp	r3, #4
 8006e22:	d004      	beq.n	8006e2e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d103      	bne.n	8006e36 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006e2e:	2180      	movs	r1, #128	@ 0x80
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f001 fa17 	bl	8008264 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d11d      	bne.n	8006e7c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f7ff fe81 	bl	8006b48 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006e4e:	e015      	b.n	8006e7c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00d      	beq.n	8006e78 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	d108      	bne.n	8006e78 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e6c:	695b      	ldr	r3, [r3, #20]
 8006e6e:	7afa      	ldrb	r2, [r7, #11]
 8006e70:	4611      	mov	r1, r2
 8006e72:	68f8      	ldr	r0, [r7, #12]
 8006e74:	4798      	blx	r3
 8006e76:	e001      	b.n	8006e7c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006e78:	2302      	movs	r3, #2
 8006e7a:	e000      	b.n	8006e7e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3718      	adds	r7, #24
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006e8e:	2340      	movs	r3, #64	@ 0x40
 8006e90:	2200      	movs	r2, #0
 8006e92:	2100      	movs	r1, #0
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f001 f9a0 	bl	80081da <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2240      	movs	r2, #64	@ 0x40
 8006ea6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006eaa:	2340      	movs	r3, #64	@ 0x40
 8006eac:	2200      	movs	r2, #0
 8006eae:	2180      	movs	r1, #128	@ 0x80
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f001 f992 	bl	80081da <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2240      	movs	r2, #64	@ 0x40
 8006ec0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d009      	beq.n	8006efe <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	6852      	ldr	r2, [r2, #4]
 8006ef6:	b2d2      	uxtb	r2, r2
 8006ef8:	4611      	mov	r1, r2
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	4798      	blx	r3
  }

  return USBD_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3708      	adds	r7, #8
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	460b      	mov	r3, r1
 8006f12:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	78fa      	ldrb	r2, [r7, #3]
 8006f18:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bc80      	pop	{r7}
 8006f24:	4770      	bx	lr

08006f26 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b083      	sub	sp, #12
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	370c      	adds	r7, #12
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bc80      	pop	{r7}
 8006f4c:	4770      	bx	lr

08006f4e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f5c:	2b04      	cmp	r3, #4
 8006f5e:	d105      	bne.n	8006f6c <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	370c      	adds	r7, #12
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bc80      	pop	{r7}
 8006f76:	4770      	bx	lr

08006f78 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f86:	2b03      	cmp	r3, #3
 8006f88:	d10b      	bne.n	8006fa2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f90:	69db      	ldr	r3, [r3, #28]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d005      	beq.n	8006fa2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006fa2:	2300      	movs	r3, #0
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3708      	adds	r7, #8
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006fc2:	2b40      	cmp	r3, #64	@ 0x40
 8006fc4:	d005      	beq.n	8006fd2 <USBD_StdDevReq+0x26>
 8006fc6:	2b40      	cmp	r3, #64	@ 0x40
 8006fc8:	d84f      	bhi.n	800706a <USBD_StdDevReq+0xbe>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d009      	beq.n	8006fe2 <USBD_StdDevReq+0x36>
 8006fce:	2b20      	cmp	r3, #32
 8006fd0:	d14b      	bne.n	800706a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	6839      	ldr	r1, [r7, #0]
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	4798      	blx	r3
      break;
 8006fe0:	e048      	b.n	8007074 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	785b      	ldrb	r3, [r3, #1]
 8006fe6:	2b09      	cmp	r3, #9
 8006fe8:	d839      	bhi.n	800705e <USBD_StdDevReq+0xb2>
 8006fea:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff0 <USBD_StdDevReq+0x44>)
 8006fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff0:	08007041 	.word	0x08007041
 8006ff4:	08007055 	.word	0x08007055
 8006ff8:	0800705f 	.word	0x0800705f
 8006ffc:	0800704b 	.word	0x0800704b
 8007000:	0800705f 	.word	0x0800705f
 8007004:	08007023 	.word	0x08007023
 8007008:	08007019 	.word	0x08007019
 800700c:	0800705f 	.word	0x0800705f
 8007010:	08007037 	.word	0x08007037
 8007014:	0800702d 	.word	0x0800702d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007018:	6839      	ldr	r1, [r7, #0]
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f9dc 	bl	80073d8 <USBD_GetDescriptor>
          break;
 8007020:	e022      	b.n	8007068 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007022:	6839      	ldr	r1, [r7, #0]
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 fb3f 	bl	80076a8 <USBD_SetAddress>
          break;
 800702a:	e01d      	b.n	8007068 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800702c:	6839      	ldr	r1, [r7, #0]
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fb7e 	bl	8007730 <USBD_SetConfig>
          break;
 8007034:	e018      	b.n	8007068 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007036:	6839      	ldr	r1, [r7, #0]
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 fc07 	bl	800784c <USBD_GetConfig>
          break;
 800703e:	e013      	b.n	8007068 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007040:	6839      	ldr	r1, [r7, #0]
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 fc37 	bl	80078b6 <USBD_GetStatus>
          break;
 8007048:	e00e      	b.n	8007068 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800704a:	6839      	ldr	r1, [r7, #0]
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 fc65 	bl	800791c <USBD_SetFeature>
          break;
 8007052:	e009      	b.n	8007068 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007054:	6839      	ldr	r1, [r7, #0]
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 fc74 	bl	8007944 <USBD_ClrFeature>
          break;
 800705c:	e004      	b.n	8007068 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800705e:	6839      	ldr	r1, [r7, #0]
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 fcc9 	bl	80079f8 <USBD_CtlError>
          break;
 8007066:	bf00      	nop
      }
      break;
 8007068:	e004      	b.n	8007074 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800706a:	6839      	ldr	r1, [r7, #0]
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 fcc3 	bl	80079f8 <USBD_CtlError>
      break;
 8007072:	bf00      	nop
  }

  return ret;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop

08007080 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800708a:	2300      	movs	r3, #0
 800708c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007096:	2b40      	cmp	r3, #64	@ 0x40
 8007098:	d005      	beq.n	80070a6 <USBD_StdItfReq+0x26>
 800709a:	2b40      	cmp	r3, #64	@ 0x40
 800709c:	d82e      	bhi.n	80070fc <USBD_StdItfReq+0x7c>
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d001      	beq.n	80070a6 <USBD_StdItfReq+0x26>
 80070a2:	2b20      	cmp	r3, #32
 80070a4:	d12a      	bne.n	80070fc <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070ac:	3b01      	subs	r3, #1
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d81d      	bhi.n	80070ee <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	889b      	ldrh	r3, [r3, #4]
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d813      	bhi.n	80070e4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	6839      	ldr	r1, [r7, #0]
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	4798      	blx	r3
 80070ca:	4603      	mov	r3, r0
 80070cc:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	88db      	ldrh	r3, [r3, #6]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d110      	bne.n	80070f8 <USBD_StdItfReq+0x78>
 80070d6:	7bfb      	ldrb	r3, [r7, #15]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10d      	bne.n	80070f8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f000 fd53 	bl	8007b88 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80070e2:	e009      	b.n	80070f8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80070e4:	6839      	ldr	r1, [r7, #0]
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fc86 	bl	80079f8 <USBD_CtlError>
          break;
 80070ec:	e004      	b.n	80070f8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80070ee:	6839      	ldr	r1, [r7, #0]
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 fc81 	bl	80079f8 <USBD_CtlError>
          break;
 80070f6:	e000      	b.n	80070fa <USBD_StdItfReq+0x7a>
          break;
 80070f8:	bf00      	nop
      }
      break;
 80070fa:	e004      	b.n	8007106 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80070fc:	6839      	ldr	r1, [r7, #0]
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fc7a 	bl	80079f8 <USBD_CtlError>
      break;
 8007104:	bf00      	nop
  }

  return USBD_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	889b      	ldrh	r3, [r3, #4]
 8007122:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800712c:	2b40      	cmp	r3, #64	@ 0x40
 800712e:	d007      	beq.n	8007140 <USBD_StdEPReq+0x30>
 8007130:	2b40      	cmp	r3, #64	@ 0x40
 8007132:	f200 8146 	bhi.w	80073c2 <USBD_StdEPReq+0x2b2>
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00a      	beq.n	8007150 <USBD_StdEPReq+0x40>
 800713a:	2b20      	cmp	r3, #32
 800713c:	f040 8141 	bne.w	80073c2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	6839      	ldr	r1, [r7, #0]
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	4798      	blx	r3
      break;
 800714e:	e13d      	b.n	80073cc <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007158:	2b20      	cmp	r3, #32
 800715a:	d10a      	bne.n	8007172 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	6839      	ldr	r1, [r7, #0]
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	4798      	blx	r3
 800716a:	4603      	mov	r3, r0
 800716c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800716e:	7bfb      	ldrb	r3, [r7, #15]
 8007170:	e12d      	b.n	80073ce <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	785b      	ldrb	r3, [r3, #1]
 8007176:	2b03      	cmp	r3, #3
 8007178:	d007      	beq.n	800718a <USBD_StdEPReq+0x7a>
 800717a:	2b03      	cmp	r3, #3
 800717c:	f300 811b 	bgt.w	80073b6 <USBD_StdEPReq+0x2a6>
 8007180:	2b00      	cmp	r3, #0
 8007182:	d072      	beq.n	800726a <USBD_StdEPReq+0x15a>
 8007184:	2b01      	cmp	r3, #1
 8007186:	d03a      	beq.n	80071fe <USBD_StdEPReq+0xee>
 8007188:	e115      	b.n	80073b6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007190:	2b02      	cmp	r3, #2
 8007192:	d002      	beq.n	800719a <USBD_StdEPReq+0x8a>
 8007194:	2b03      	cmp	r3, #3
 8007196:	d015      	beq.n	80071c4 <USBD_StdEPReq+0xb4>
 8007198:	e02b      	b.n	80071f2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800719a:	7bbb      	ldrb	r3, [r7, #14]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00c      	beq.n	80071ba <USBD_StdEPReq+0xaa>
 80071a0:	7bbb      	ldrb	r3, [r7, #14]
 80071a2:	2b80      	cmp	r3, #128	@ 0x80
 80071a4:	d009      	beq.n	80071ba <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80071a6:	7bbb      	ldrb	r3, [r7, #14]
 80071a8:	4619      	mov	r1, r3
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f001 f85a 	bl	8008264 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80071b0:	2180      	movs	r1, #128	@ 0x80
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f001 f856 	bl	8008264 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80071b8:	e020      	b.n	80071fc <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80071ba:	6839      	ldr	r1, [r7, #0]
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fc1b 	bl	80079f8 <USBD_CtlError>
              break;
 80071c2:	e01b      	b.n	80071fc <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	885b      	ldrh	r3, [r3, #2]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10e      	bne.n	80071ea <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80071cc:	7bbb      	ldrb	r3, [r7, #14]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00b      	beq.n	80071ea <USBD_StdEPReq+0xda>
 80071d2:	7bbb      	ldrb	r3, [r7, #14]
 80071d4:	2b80      	cmp	r3, #128	@ 0x80
 80071d6:	d008      	beq.n	80071ea <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	88db      	ldrh	r3, [r3, #6]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d104      	bne.n	80071ea <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80071e0:	7bbb      	ldrb	r3, [r7, #14]
 80071e2:	4619      	mov	r1, r3
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f001 f83d 	bl	8008264 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 fccc 	bl	8007b88 <USBD_CtlSendStatus>

              break;
 80071f0:	e004      	b.n	80071fc <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80071f2:	6839      	ldr	r1, [r7, #0]
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 fbff 	bl	80079f8 <USBD_CtlError>
              break;
 80071fa:	bf00      	nop
          }
          break;
 80071fc:	e0e0      	b.n	80073c0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007204:	2b02      	cmp	r3, #2
 8007206:	d002      	beq.n	800720e <USBD_StdEPReq+0xfe>
 8007208:	2b03      	cmp	r3, #3
 800720a:	d015      	beq.n	8007238 <USBD_StdEPReq+0x128>
 800720c:	e026      	b.n	800725c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800720e:	7bbb      	ldrb	r3, [r7, #14]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00c      	beq.n	800722e <USBD_StdEPReq+0x11e>
 8007214:	7bbb      	ldrb	r3, [r7, #14]
 8007216:	2b80      	cmp	r3, #128	@ 0x80
 8007218:	d009      	beq.n	800722e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800721a:	7bbb      	ldrb	r3, [r7, #14]
 800721c:	4619      	mov	r1, r3
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f001 f820 	bl	8008264 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007224:	2180      	movs	r1, #128	@ 0x80
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f001 f81c 	bl	8008264 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800722c:	e01c      	b.n	8007268 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800722e:	6839      	ldr	r1, [r7, #0]
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 fbe1 	bl	80079f8 <USBD_CtlError>
              break;
 8007236:	e017      	b.n	8007268 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	885b      	ldrh	r3, [r3, #2]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d112      	bne.n	8007266 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007240:	7bbb      	ldrb	r3, [r7, #14]
 8007242:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007246:	2b00      	cmp	r3, #0
 8007248:	d004      	beq.n	8007254 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800724a:	7bbb      	ldrb	r3, [r7, #14]
 800724c:	4619      	mov	r1, r3
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f001 f827 	bl	80082a2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 fc97 	bl	8007b88 <USBD_CtlSendStatus>
              }
              break;
 800725a:	e004      	b.n	8007266 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800725c:	6839      	ldr	r1, [r7, #0]
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 fbca 	bl	80079f8 <USBD_CtlError>
              break;
 8007264:	e000      	b.n	8007268 <USBD_StdEPReq+0x158>
              break;
 8007266:	bf00      	nop
          }
          break;
 8007268:	e0aa      	b.n	80073c0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007270:	2b02      	cmp	r3, #2
 8007272:	d002      	beq.n	800727a <USBD_StdEPReq+0x16a>
 8007274:	2b03      	cmp	r3, #3
 8007276:	d032      	beq.n	80072de <USBD_StdEPReq+0x1ce>
 8007278:	e097      	b.n	80073aa <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800727a:	7bbb      	ldrb	r3, [r7, #14]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d007      	beq.n	8007290 <USBD_StdEPReq+0x180>
 8007280:	7bbb      	ldrb	r3, [r7, #14]
 8007282:	2b80      	cmp	r3, #128	@ 0x80
 8007284:	d004      	beq.n	8007290 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007286:	6839      	ldr	r1, [r7, #0]
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 fbb5 	bl	80079f8 <USBD_CtlError>
                break;
 800728e:	e091      	b.n	80073b4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007290:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007294:	2b00      	cmp	r3, #0
 8007296:	da0b      	bge.n	80072b0 <USBD_StdEPReq+0x1a0>
 8007298:	7bbb      	ldrb	r3, [r7, #14]
 800729a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800729e:	4613      	mov	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4413      	add	r3, r2
 80072a4:	009b      	lsls	r3, r3, #2
 80072a6:	3310      	adds	r3, #16
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	4413      	add	r3, r2
 80072ac:	3304      	adds	r3, #4
 80072ae:	e00b      	b.n	80072c8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80072b0:	7bbb      	ldrb	r3, [r7, #14]
 80072b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80072b6:	4613      	mov	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	4413      	add	r3, r2
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	4413      	add	r3, r2
 80072c6:	3304      	adds	r3, #4
 80072c8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	2202      	movs	r2, #2
 80072d4:	4619      	mov	r1, r3
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 fbf8 	bl	8007acc <USBD_CtlSendData>
              break;
 80072dc:	e06a      	b.n	80073b4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80072de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	da11      	bge.n	800730a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80072e6:	7bbb      	ldrb	r3, [r7, #14]
 80072e8:	f003 020f 	and.w	r2, r3, #15
 80072ec:	6879      	ldr	r1, [r7, #4]
 80072ee:	4613      	mov	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	4413      	add	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	440b      	add	r3, r1
 80072f8:	3318      	adds	r3, #24
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d117      	bne.n	8007330 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fb78 	bl	80079f8 <USBD_CtlError>
                  break;
 8007308:	e054      	b.n	80073b4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800730a:	7bbb      	ldrb	r3, [r7, #14]
 800730c:	f003 020f 	and.w	r2, r3, #15
 8007310:	6879      	ldr	r1, [r7, #4]
 8007312:	4613      	mov	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4413      	add	r3, r2
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	440b      	add	r3, r1
 800731c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d104      	bne.n	8007330 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007326:	6839      	ldr	r1, [r7, #0]
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 fb65 	bl	80079f8 <USBD_CtlError>
                  break;
 800732e:	e041      	b.n	80073b4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007330:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007334:	2b00      	cmp	r3, #0
 8007336:	da0b      	bge.n	8007350 <USBD_StdEPReq+0x240>
 8007338:	7bbb      	ldrb	r3, [r7, #14]
 800733a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800733e:	4613      	mov	r3, r2
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	4413      	add	r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	3310      	adds	r3, #16
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	4413      	add	r3, r2
 800734c:	3304      	adds	r3, #4
 800734e:	e00b      	b.n	8007368 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007350:	7bbb      	ldrb	r3, [r7, #14]
 8007352:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007356:	4613      	mov	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	4413      	add	r3, r2
 8007366:	3304      	adds	r3, #4
 8007368:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800736a:	7bbb      	ldrb	r3, [r7, #14]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d002      	beq.n	8007376 <USBD_StdEPReq+0x266>
 8007370:	7bbb      	ldrb	r3, [r7, #14]
 8007372:	2b80      	cmp	r3, #128	@ 0x80
 8007374:	d103      	bne.n	800737e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	2200      	movs	r2, #0
 800737a:	601a      	str	r2, [r3, #0]
 800737c:	e00e      	b.n	800739c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800737e:	7bbb      	ldrb	r3, [r7, #14]
 8007380:	4619      	mov	r1, r3
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 ffac 	bl	80082e0 <USBD_LL_IsStallEP>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2201      	movs	r2, #1
 8007392:	601a      	str	r2, [r3, #0]
 8007394:	e002      	b.n	800739c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	2200      	movs	r2, #0
 800739a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2202      	movs	r2, #2
 80073a0:	4619      	mov	r1, r3
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 fb92 	bl	8007acc <USBD_CtlSendData>
              break;
 80073a8:	e004      	b.n	80073b4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80073aa:	6839      	ldr	r1, [r7, #0]
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fb23 	bl	80079f8 <USBD_CtlError>
              break;
 80073b2:	bf00      	nop
          }
          break;
 80073b4:	e004      	b.n	80073c0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80073b6:	6839      	ldr	r1, [r7, #0]
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 fb1d 	bl	80079f8 <USBD_CtlError>
          break;
 80073be:	bf00      	nop
      }
      break;
 80073c0:	e004      	b.n	80073cc <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80073c2:	6839      	ldr	r1, [r7, #0]
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fb17 	bl	80079f8 <USBD_CtlError>
      break;
 80073ca:	bf00      	nop
  }

  return ret;
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
	...

080073d8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	885b      	ldrh	r3, [r3, #2]
 80073f2:	0a1b      	lsrs	r3, r3, #8
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	3b01      	subs	r3, #1
 80073f8:	2b06      	cmp	r3, #6
 80073fa:	f200 8128 	bhi.w	800764e <USBD_GetDescriptor+0x276>
 80073fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <USBD_GetDescriptor+0x2c>)
 8007400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007404:	08007421 	.word	0x08007421
 8007408:	08007439 	.word	0x08007439
 800740c:	08007479 	.word	0x08007479
 8007410:	0800764f 	.word	0x0800764f
 8007414:	0800764f 	.word	0x0800764f
 8007418:	080075ef 	.word	0x080075ef
 800741c:	0800761b 	.word	0x0800761b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	7c12      	ldrb	r2, [r2, #16]
 800742c:	f107 0108 	add.w	r1, r7, #8
 8007430:	4610      	mov	r0, r2
 8007432:	4798      	blx	r3
 8007434:	60f8      	str	r0, [r7, #12]
      break;
 8007436:	e112      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	7c1b      	ldrb	r3, [r3, #16]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d10d      	bne.n	800745c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007448:	f107 0208 	add.w	r2, r7, #8
 800744c:	4610      	mov	r0, r2
 800744e:	4798      	blx	r3
 8007450:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3301      	adds	r3, #1
 8007456:	2202      	movs	r2, #2
 8007458:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800745a:	e100      	b.n	800765e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007464:	f107 0208 	add.w	r2, r7, #8
 8007468:	4610      	mov	r0, r2
 800746a:	4798      	blx	r3
 800746c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3301      	adds	r3, #1
 8007472:	2202      	movs	r2, #2
 8007474:	701a      	strb	r2, [r3, #0]
      break;
 8007476:	e0f2      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	885b      	ldrh	r3, [r3, #2]
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b05      	cmp	r3, #5
 8007480:	f200 80ac 	bhi.w	80075dc <USBD_GetDescriptor+0x204>
 8007484:	a201      	add	r2, pc, #4	@ (adr r2, 800748c <USBD_GetDescriptor+0xb4>)
 8007486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748a:	bf00      	nop
 800748c:	080074a5 	.word	0x080074a5
 8007490:	080074d9 	.word	0x080074d9
 8007494:	0800750d 	.word	0x0800750d
 8007498:	08007541 	.word	0x08007541
 800749c:	08007575 	.word	0x08007575
 80074a0:	080075a9 	.word	0x080075a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	7c12      	ldrb	r2, [r2, #16]
 80074bc:	f107 0108 	add.w	r1, r7, #8
 80074c0:	4610      	mov	r0, r2
 80074c2:	4798      	blx	r3
 80074c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074c6:	e091      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074c8:	6839      	ldr	r1, [r7, #0]
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fa94 	bl	80079f8 <USBD_CtlError>
            err++;
 80074d0:	7afb      	ldrb	r3, [r7, #11]
 80074d2:	3301      	adds	r3, #1
 80074d4:	72fb      	strb	r3, [r7, #11]
          break;
 80074d6:	e089      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d00b      	beq.n	80074fc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	7c12      	ldrb	r2, [r2, #16]
 80074f0:	f107 0108 	add.w	r1, r7, #8
 80074f4:	4610      	mov	r0, r2
 80074f6:	4798      	blx	r3
 80074f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074fa:	e077      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074fc:	6839      	ldr	r1, [r7, #0]
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 fa7a 	bl	80079f8 <USBD_CtlError>
            err++;
 8007504:	7afb      	ldrb	r3, [r7, #11]
 8007506:	3301      	adds	r3, #1
 8007508:	72fb      	strb	r3, [r7, #11]
          break;
 800750a:	e06f      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00b      	beq.n	8007530 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	7c12      	ldrb	r2, [r2, #16]
 8007524:	f107 0108 	add.w	r1, r7, #8
 8007528:	4610      	mov	r0, r2
 800752a:	4798      	blx	r3
 800752c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800752e:	e05d      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fa60 	bl	80079f8 <USBD_CtlError>
            err++;
 8007538:	7afb      	ldrb	r3, [r7, #11]
 800753a:	3301      	adds	r3, #1
 800753c:	72fb      	strb	r3, [r7, #11]
          break;
 800753e:	e055      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00b      	beq.n	8007564 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	7c12      	ldrb	r2, [r2, #16]
 8007558:	f107 0108 	add.w	r1, r7, #8
 800755c:	4610      	mov	r0, r2
 800755e:	4798      	blx	r3
 8007560:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007562:	e043      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007564:	6839      	ldr	r1, [r7, #0]
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 fa46 	bl	80079f8 <USBD_CtlError>
            err++;
 800756c:	7afb      	ldrb	r3, [r7, #11]
 800756e:	3301      	adds	r3, #1
 8007570:	72fb      	strb	r3, [r7, #11]
          break;
 8007572:	e03b      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00b      	beq.n	8007598 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	7c12      	ldrb	r2, [r2, #16]
 800758c:	f107 0108 	add.w	r1, r7, #8
 8007590:	4610      	mov	r0, r2
 8007592:	4798      	blx	r3
 8007594:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007596:	e029      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007598:	6839      	ldr	r1, [r7, #0]
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fa2c 	bl	80079f8 <USBD_CtlError>
            err++;
 80075a0:	7afb      	ldrb	r3, [r7, #11]
 80075a2:	3301      	adds	r3, #1
 80075a4:	72fb      	strb	r3, [r7, #11]
          break;
 80075a6:	e021      	b.n	80075ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00b      	beq.n	80075cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	7c12      	ldrb	r2, [r2, #16]
 80075c0:	f107 0108 	add.w	r1, r7, #8
 80075c4:	4610      	mov	r0, r2
 80075c6:	4798      	blx	r3
 80075c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075ca:	e00f      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80075cc:	6839      	ldr	r1, [r7, #0]
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 fa12 	bl	80079f8 <USBD_CtlError>
            err++;
 80075d4:	7afb      	ldrb	r3, [r7, #11]
 80075d6:	3301      	adds	r3, #1
 80075d8:	72fb      	strb	r3, [r7, #11]
          break;
 80075da:	e007      	b.n	80075ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fa0a 	bl	80079f8 <USBD_CtlError>
          err++;
 80075e4:	7afb      	ldrb	r3, [r7, #11]
 80075e6:	3301      	adds	r3, #1
 80075e8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80075ea:	e038      	b.n	800765e <USBD_GetDescriptor+0x286>
 80075ec:	e037      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	7c1b      	ldrb	r3, [r3, #16]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d109      	bne.n	800760a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075fe:	f107 0208 	add.w	r2, r7, #8
 8007602:	4610      	mov	r0, r2
 8007604:	4798      	blx	r3
 8007606:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007608:	e029      	b.n	800765e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800760a:	6839      	ldr	r1, [r7, #0]
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 f9f3 	bl	80079f8 <USBD_CtlError>
        err++;
 8007612:	7afb      	ldrb	r3, [r7, #11]
 8007614:	3301      	adds	r3, #1
 8007616:	72fb      	strb	r3, [r7, #11]
      break;
 8007618:	e021      	b.n	800765e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	7c1b      	ldrb	r3, [r3, #16]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10d      	bne.n	800763e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762a:	f107 0208 	add.w	r2, r7, #8
 800762e:	4610      	mov	r0, r2
 8007630:	4798      	blx	r3
 8007632:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	3301      	adds	r3, #1
 8007638:	2207      	movs	r2, #7
 800763a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800763c:	e00f      	b.n	800765e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800763e:	6839      	ldr	r1, [r7, #0]
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 f9d9 	bl	80079f8 <USBD_CtlError>
        err++;
 8007646:	7afb      	ldrb	r3, [r7, #11]
 8007648:	3301      	adds	r3, #1
 800764a:	72fb      	strb	r3, [r7, #11]
      break;
 800764c:	e007      	b.n	800765e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800764e:	6839      	ldr	r1, [r7, #0]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f9d1 	bl	80079f8 <USBD_CtlError>
      err++;
 8007656:	7afb      	ldrb	r3, [r7, #11]
 8007658:	3301      	adds	r3, #1
 800765a:	72fb      	strb	r3, [r7, #11]
      break;
 800765c:	bf00      	nop
  }

  if (err != 0U)
 800765e:	7afb      	ldrb	r3, [r7, #11]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d11c      	bne.n	800769e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007664:	893b      	ldrh	r3, [r7, #8]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d011      	beq.n	800768e <USBD_GetDescriptor+0x2b6>
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	88db      	ldrh	r3, [r3, #6]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00d      	beq.n	800768e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	88da      	ldrh	r2, [r3, #6]
 8007676:	893b      	ldrh	r3, [r7, #8]
 8007678:	4293      	cmp	r3, r2
 800767a:	bf28      	it	cs
 800767c:	4613      	movcs	r3, r2
 800767e:	b29b      	uxth	r3, r3
 8007680:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007682:	893b      	ldrh	r3, [r7, #8]
 8007684:	461a      	mov	r2, r3
 8007686:	68f9      	ldr	r1, [r7, #12]
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fa1f 	bl	8007acc <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	88db      	ldrh	r3, [r3, #6]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d104      	bne.n	80076a0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fa76 	bl	8007b88 <USBD_CtlSendStatus>
 800769c:	e000      	b.n	80076a0 <USBD_GetDescriptor+0x2c8>
    return;
 800769e:	bf00      	nop
    }
  }
}
 80076a0:	3710      	adds	r7, #16
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop

080076a8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	889b      	ldrh	r3, [r3, #4]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d130      	bne.n	800771c <USBD_SetAddress+0x74>
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	88db      	ldrh	r3, [r3, #6]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d12c      	bne.n	800771c <USBD_SetAddress+0x74>
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	885b      	ldrh	r3, [r3, #2]
 80076c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80076c8:	d828      	bhi.n	800771c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	885b      	ldrh	r3, [r3, #2]
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076dc:	2b03      	cmp	r3, #3
 80076de:	d104      	bne.n	80076ea <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80076e0:	6839      	ldr	r1, [r7, #0]
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f988 	bl	80079f8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076e8:	e01d      	b.n	8007726 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	7bfa      	ldrb	r2, [r7, #15]
 80076ee:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076f2:	7bfb      	ldrb	r3, [r7, #15]
 80076f4:	4619      	mov	r1, r3
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 fe1d 	bl	8008336 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 fa43 	bl	8007b88 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d004      	beq.n	8007712 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2202      	movs	r2, #2
 800770c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007710:	e009      	b.n	8007726 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800771a:	e004      	b.n	8007726 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800771c:	6839      	ldr	r1, [r7, #0]
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 f96a 	bl	80079f8 <USBD_CtlError>
  }
}
 8007724:	bf00      	nop
 8007726:	bf00      	nop
 8007728:	3710      	adds	r7, #16
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	885b      	ldrh	r3, [r3, #2]
 800773e:	b2da      	uxtb	r2, r3
 8007740:	4b41      	ldr	r3, [pc, #260]	@ (8007848 <USBD_SetConfig+0x118>)
 8007742:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007744:	4b40      	ldr	r3, [pc, #256]	@ (8007848 <USBD_SetConfig+0x118>)
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	2b01      	cmp	r3, #1
 800774a:	d904      	bls.n	8007756 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f952 	bl	80079f8 <USBD_CtlError>
 8007754:	e075      	b.n	8007842 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800775c:	2b02      	cmp	r3, #2
 800775e:	d002      	beq.n	8007766 <USBD_SetConfig+0x36>
 8007760:	2b03      	cmp	r3, #3
 8007762:	d023      	beq.n	80077ac <USBD_SetConfig+0x7c>
 8007764:	e062      	b.n	800782c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007766:	4b38      	ldr	r3, [pc, #224]	@ (8007848 <USBD_SetConfig+0x118>)
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d01a      	beq.n	80077a4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800776e:	4b36      	ldr	r3, [pc, #216]	@ (8007848 <USBD_SetConfig+0x118>)
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	461a      	mov	r2, r3
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2203      	movs	r2, #3
 800777c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007780:	4b31      	ldr	r3, [pc, #196]	@ (8007848 <USBD_SetConfig+0x118>)
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7ff f9e8 	bl	8006b5c <USBD_SetClassConfig>
 800778c:	4603      	mov	r3, r0
 800778e:	2b02      	cmp	r3, #2
 8007790:	d104      	bne.n	800779c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007792:	6839      	ldr	r1, [r7, #0]
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f92f 	bl	80079f8 <USBD_CtlError>
            return;
 800779a:	e052      	b.n	8007842 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 f9f3 	bl	8007b88 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80077a2:	e04e      	b.n	8007842 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 f9ef 	bl	8007b88 <USBD_CtlSendStatus>
        break;
 80077aa:	e04a      	b.n	8007842 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80077ac:	4b26      	ldr	r3, [pc, #152]	@ (8007848 <USBD_SetConfig+0x118>)
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d112      	bne.n	80077da <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 80077bc:	4b22      	ldr	r3, [pc, #136]	@ (8007848 <USBD_SetConfig+0x118>)
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	461a      	mov	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80077c6:	4b20      	ldr	r3, [pc, #128]	@ (8007848 <USBD_SetConfig+0x118>)
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	4619      	mov	r1, r3
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f7ff f9e4 	bl	8006b9a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f9d8 	bl	8007b88 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80077d8:	e033      	b.n	8007842 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80077da:	4b1b      	ldr	r3, [pc, #108]	@ (8007848 <USBD_SetConfig+0x118>)
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	461a      	mov	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d01d      	beq.n	8007824 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	4619      	mov	r1, r3
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7ff f9d2 	bl	8006b9a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80077f6:	4b14      	ldr	r3, [pc, #80]	@ (8007848 <USBD_SetConfig+0x118>)
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	461a      	mov	r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007800:	4b11      	ldr	r3, [pc, #68]	@ (8007848 <USBD_SetConfig+0x118>)
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	4619      	mov	r1, r3
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f7ff f9a8 	bl	8006b5c <USBD_SetClassConfig>
 800780c:	4603      	mov	r3, r0
 800780e:	2b02      	cmp	r3, #2
 8007810:	d104      	bne.n	800781c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007812:	6839      	ldr	r1, [r7, #0]
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 f8ef 	bl	80079f8 <USBD_CtlError>
            return;
 800781a:	e012      	b.n	8007842 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 f9b3 	bl	8007b88 <USBD_CtlSendStatus>
        break;
 8007822:	e00e      	b.n	8007842 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 f9af 	bl	8007b88 <USBD_CtlSendStatus>
        break;
 800782a:	e00a      	b.n	8007842 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800782c:	6839      	ldr	r1, [r7, #0]
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f8e2 	bl	80079f8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007834:	4b04      	ldr	r3, [pc, #16]	@ (8007848 <USBD_SetConfig+0x118>)
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	4619      	mov	r1, r3
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f7ff f9ad 	bl	8006b9a <USBD_ClrClassConfig>
        break;
 8007840:	bf00      	nop
    }
  }
}
 8007842:	3708      	adds	r7, #8
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	20000274 	.word	0x20000274

0800784c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	88db      	ldrh	r3, [r3, #6]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d004      	beq.n	8007868 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800785e:	6839      	ldr	r1, [r7, #0]
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f8c9 	bl	80079f8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007866:	e022      	b.n	80078ae <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800786e:	2b02      	cmp	r3, #2
 8007870:	dc02      	bgt.n	8007878 <USBD_GetConfig+0x2c>
 8007872:	2b00      	cmp	r3, #0
 8007874:	dc03      	bgt.n	800787e <USBD_GetConfig+0x32>
 8007876:	e015      	b.n	80078a4 <USBD_GetConfig+0x58>
 8007878:	2b03      	cmp	r3, #3
 800787a:	d00b      	beq.n	8007894 <USBD_GetConfig+0x48>
 800787c:	e012      	b.n	80078a4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3308      	adds	r3, #8
 8007888:	2201      	movs	r2, #1
 800788a:	4619      	mov	r1, r3
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f91d 	bl	8007acc <USBD_CtlSendData>
        break;
 8007892:	e00c      	b.n	80078ae <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	3304      	adds	r3, #4
 8007898:	2201      	movs	r2, #1
 800789a:	4619      	mov	r1, r3
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 f915 	bl	8007acc <USBD_CtlSendData>
        break;
 80078a2:	e004      	b.n	80078ae <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80078a4:	6839      	ldr	r1, [r7, #0]
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 f8a6 	bl	80079f8 <USBD_CtlError>
        break;
 80078ac:	bf00      	nop
}
 80078ae:	bf00      	nop
 80078b0:	3708      	adds	r7, #8
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b082      	sub	sp, #8
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
 80078be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078c6:	3b01      	subs	r3, #1
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d81e      	bhi.n	800790a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	88db      	ldrh	r3, [r3, #6]
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d004      	beq.n	80078de <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80078d4:	6839      	ldr	r1, [r7, #0]
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 f88e 	bl	80079f8 <USBD_CtlError>
        break;
 80078dc:	e01a      	b.n	8007914 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d005      	beq.n	80078fa <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	f043 0202 	orr.w	r2, r3, #2
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	330c      	adds	r3, #12
 80078fe:	2202      	movs	r2, #2
 8007900:	4619      	mov	r1, r3
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 f8e2 	bl	8007acc <USBD_CtlSendData>
      break;
 8007908:	e004      	b.n	8007914 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800790a:	6839      	ldr	r1, [r7, #0]
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 f873 	bl	80079f8 <USBD_CtlError>
      break;
 8007912:	bf00      	nop
  }
}
 8007914:	bf00      	nop
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	885b      	ldrh	r3, [r3, #2]
 800792a:	2b01      	cmp	r3, #1
 800792c:	d106      	bne.n	800793c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 f926 	bl	8007b88 <USBD_CtlSendStatus>
  }
}
 800793c:	bf00      	nop
 800793e:	3708      	adds	r7, #8
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b082      	sub	sp, #8
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007954:	3b01      	subs	r3, #1
 8007956:	2b02      	cmp	r3, #2
 8007958:	d80b      	bhi.n	8007972 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	885b      	ldrh	r3, [r3, #2]
 800795e:	2b01      	cmp	r3, #1
 8007960:	d10c      	bne.n	800797c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f90c 	bl	8007b88 <USBD_CtlSendStatus>
      }
      break;
 8007970:	e004      	b.n	800797c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007972:	6839      	ldr	r1, [r7, #0]
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f83f 	bl	80079f8 <USBD_CtlError>
      break;
 800797a:	e000      	b.n	800797e <USBD_ClrFeature+0x3a>
      break;
 800797c:	bf00      	nop
  }
}
 800797e:	bf00      	nop
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007986:	b480      	push	{r7}
 8007988:	b083      	sub	sp, #12
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
 800798e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	781a      	ldrb	r2, [r3, #0]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	785a      	ldrb	r2, [r3, #1]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	3302      	adds	r3, #2
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	3303      	adds	r3, #3
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	021b      	lsls	r3, r3, #8
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	4413      	add	r3, r2
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	3304      	adds	r3, #4
 80079be:	781b      	ldrb	r3, [r3, #0]
 80079c0:	461a      	mov	r2, r3
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	3305      	adds	r3, #5
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	021b      	lsls	r3, r3, #8
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	4413      	add	r3, r2
 80079ce:	b29a      	uxth	r2, r3
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	3306      	adds	r3, #6
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	461a      	mov	r2, r3
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	3307      	adds	r3, #7
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	021b      	lsls	r3, r3, #8
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	4413      	add	r3, r2
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	80da      	strh	r2, [r3, #6]

}
 80079ee:	bf00      	nop
 80079f0:	370c      	adds	r7, #12
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bc80      	pop	{r7}
 80079f6:	4770      	bx	lr

080079f8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007a02:	2180      	movs	r1, #128	@ 0x80
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fc2d 	bl	8008264 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007a0a:	2100      	movs	r1, #0
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f000 fc29 	bl	8008264 <USBD_LL_StallEP>
}
 8007a12:	bf00      	nop
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}

08007a1a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b086      	sub	sp, #24
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	60f8      	str	r0, [r7, #12]
 8007a22:	60b9      	str	r1, [r7, #8]
 8007a24:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007a26:	2300      	movs	r3, #0
 8007a28:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d032      	beq.n	8007a96 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007a30:	68f8      	ldr	r0, [r7, #12]
 8007a32:	f000 f834 	bl	8007a9e <USBD_GetLen>
 8007a36:	4603      	mov	r3, r0
 8007a38:	3301      	adds	r3, #1
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	005b      	lsls	r3, r3, #1
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007a44:	7dfb      	ldrb	r3, [r7, #23]
 8007a46:	1c5a      	adds	r2, r3, #1
 8007a48:	75fa      	strb	r2, [r7, #23]
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	4413      	add	r3, r2
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	7812      	ldrb	r2, [r2, #0]
 8007a54:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007a56:	7dfb      	ldrb	r3, [r7, #23]
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	75fa      	strb	r2, [r7, #23]
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	4413      	add	r3, r2
 8007a62:	2203      	movs	r2, #3
 8007a64:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007a66:	e012      	b.n	8007a8e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	1c5a      	adds	r2, r3, #1
 8007a6c:	60fa      	str	r2, [r7, #12]
 8007a6e:	7dfa      	ldrb	r2, [r7, #23]
 8007a70:	1c51      	adds	r1, r2, #1
 8007a72:	75f9      	strb	r1, [r7, #23]
 8007a74:	4611      	mov	r1, r2
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	440a      	add	r2, r1
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007a7e:	7dfb      	ldrb	r3, [r7, #23]
 8007a80:	1c5a      	adds	r2, r3, #1
 8007a82:	75fa      	strb	r2, [r7, #23]
 8007a84:	461a      	mov	r2, r3
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	4413      	add	r3, r2
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1e8      	bne.n	8007a68 <USBD_GetString+0x4e>
    }
  }
}
 8007a96:	bf00      	nop
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007a9e:	b480      	push	{r7}
 8007aa0:	b085      	sub	sp, #20
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007aaa:	e005      	b.n	8007ab8 <USBD_GetLen+0x1a>
  {
    len++;
 8007aac:	7bfb      	ldrb	r3, [r7, #15]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1f5      	bne.n	8007aac <USBD_GetLen+0xe>
  }

  return len;
 8007ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3714      	adds	r7, #20
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc80      	pop	{r7}
 8007aca:	4770      	bx	lr

08007acc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2202      	movs	r2, #2
 8007ade:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007ae2:	88fa      	ldrh	r2, [r7, #6]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007ae8:	88fa      	ldrh	r2, [r7, #6]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007aee:	88fb      	ldrh	r3, [r7, #6]
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	2100      	movs	r1, #0
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f000 fc3d 	bl	8008374 <USBD_LL_Transmit>

  return USBD_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b084      	sub	sp, #16
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	4613      	mov	r3, r2
 8007b10:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007b12:	88fb      	ldrh	r3, [r7, #6]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	2100      	movs	r1, #0
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f000 fc2b 	bl	8008374 <USBD_LL_Transmit>

  return USBD_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	4613      	mov	r3, r2
 8007b34:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2203      	movs	r2, #3
 8007b3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007b3e:	88fa      	ldrh	r2, [r7, #6]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007b46:	88fa      	ldrh	r2, [r7, #6]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b4e:	88fb      	ldrh	r3, [r7, #6]
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	2100      	movs	r1, #0
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 fc30 	bl	80083ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	4613      	mov	r3, r2
 8007b70:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b72:	88fb      	ldrh	r3, [r7, #6]
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	2100      	movs	r1, #0
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 fc1e 	bl	80083ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2204      	movs	r2, #4
 8007b94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007b98:	2300      	movs	r3, #0
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fbe8 	bl	8008374 <USBD_LL_Transmit>

  return USBD_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b082      	sub	sp, #8
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2205      	movs	r2, #5
 8007bba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 fbf8 	bl	80083ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007bca:	2300      	movs	r3, #0
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3708      	adds	r7, #8
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	4912      	ldr	r1, [pc, #72]	@ (8007c24 <MX_USB_DEVICE_Init+0x50>)
 8007bdc:	4812      	ldr	r0, [pc, #72]	@ (8007c28 <MX_USB_DEVICE_Init+0x54>)
 8007bde:	f7fe ff63 	bl	8006aa8 <USBD_Init>
 8007be2:	4603      	mov	r3, r0
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d001      	beq.n	8007bec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007be8:	f7f8 fd62 	bl	80006b0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007bec:	490f      	ldr	r1, [pc, #60]	@ (8007c2c <MX_USB_DEVICE_Init+0x58>)
 8007bee:	480e      	ldr	r0, [pc, #56]	@ (8007c28 <MX_USB_DEVICE_Init+0x54>)
 8007bf0:	f7fe ff85 	bl	8006afe <USBD_RegisterClass>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d001      	beq.n	8007bfe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007bfa:	f7f8 fd59 	bl	80006b0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007bfe:	490c      	ldr	r1, [pc, #48]	@ (8007c30 <MX_USB_DEVICE_Init+0x5c>)
 8007c00:	4809      	ldr	r0, [pc, #36]	@ (8007c28 <MX_USB_DEVICE_Init+0x54>)
 8007c02:	f7fe fee5 	bl	80069d0 <USBD_CDC_RegisterInterface>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007c0c:	f7f8 fd50 	bl	80006b0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007c10:	4805      	ldr	r0, [pc, #20]	@ (8007c28 <MX_USB_DEVICE_Init+0x54>)
 8007c12:	f7fe ff8d 	bl	8006b30 <USBD_Start>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007c1c:	f7f8 fd48 	bl	80006b0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007c20:	bf00      	nop
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	2000012c 	.word	0x2000012c
 8007c28:	20000278 	.word	0x20000278
 8007c2c:	20000018 	.word	0x20000018
 8007c30:	2000011c 	.word	0x2000011c

08007c34 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007c38:	2200      	movs	r2, #0
 8007c3a:	4905      	ldr	r1, [pc, #20]	@ (8007c50 <CDC_Init_FS+0x1c>)
 8007c3c:	4805      	ldr	r0, [pc, #20]	@ (8007c54 <CDC_Init_FS+0x20>)
 8007c3e:	f7fe fedd 	bl	80069fc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007c42:	4905      	ldr	r1, [pc, #20]	@ (8007c58 <CDC_Init_FS+0x24>)
 8007c44:	4803      	ldr	r0, [pc, #12]	@ (8007c54 <CDC_Init_FS+0x20>)
 8007c46:	f7fe fef2 	bl	8006a2e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007c4a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	2000093c 	.word	0x2000093c
 8007c54:	20000278 	.word	0x20000278
 8007c58:	2000053c 	.word	0x2000053c

08007c5c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007c60:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bc80      	pop	{r7}
 8007c68:	4770      	bx	lr
	...

08007c6c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	4603      	mov	r3, r0
 8007c74:	6039      	str	r1, [r7, #0]
 8007c76:	71fb      	strb	r3, [r7, #7]
 8007c78:	4613      	mov	r3, r2
 8007c7a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007c7c:	79fb      	ldrb	r3, [r7, #7]
 8007c7e:	2b23      	cmp	r3, #35	@ 0x23
 8007c80:	d84a      	bhi.n	8007d18 <CDC_Control_FS+0xac>
 8007c82:	a201      	add	r2, pc, #4	@ (adr r2, 8007c88 <CDC_Control_FS+0x1c>)
 8007c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c88:	08007d19 	.word	0x08007d19
 8007c8c:	08007d19 	.word	0x08007d19
 8007c90:	08007d19 	.word	0x08007d19
 8007c94:	08007d19 	.word	0x08007d19
 8007c98:	08007d19 	.word	0x08007d19
 8007c9c:	08007d19 	.word	0x08007d19
 8007ca0:	08007d19 	.word	0x08007d19
 8007ca4:	08007d19 	.word	0x08007d19
 8007ca8:	08007d19 	.word	0x08007d19
 8007cac:	08007d19 	.word	0x08007d19
 8007cb0:	08007d19 	.word	0x08007d19
 8007cb4:	08007d19 	.word	0x08007d19
 8007cb8:	08007d19 	.word	0x08007d19
 8007cbc:	08007d19 	.word	0x08007d19
 8007cc0:	08007d19 	.word	0x08007d19
 8007cc4:	08007d19 	.word	0x08007d19
 8007cc8:	08007d19 	.word	0x08007d19
 8007ccc:	08007d19 	.word	0x08007d19
 8007cd0:	08007d19 	.word	0x08007d19
 8007cd4:	08007d19 	.word	0x08007d19
 8007cd8:	08007d19 	.word	0x08007d19
 8007cdc:	08007d19 	.word	0x08007d19
 8007ce0:	08007d19 	.word	0x08007d19
 8007ce4:	08007d19 	.word	0x08007d19
 8007ce8:	08007d19 	.word	0x08007d19
 8007cec:	08007d19 	.word	0x08007d19
 8007cf0:	08007d19 	.word	0x08007d19
 8007cf4:	08007d19 	.word	0x08007d19
 8007cf8:	08007d19 	.word	0x08007d19
 8007cfc:	08007d19 	.word	0x08007d19
 8007d00:	08007d19 	.word	0x08007d19
 8007d04:	08007d19 	.word	0x08007d19
 8007d08:	08007d19 	.word	0x08007d19
 8007d0c:	08007d19 	.word	0x08007d19
 8007d10:	08007d19 	.word	0x08007d19
 8007d14:	08007d19 	.word	0x08007d19
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007d18:	bf00      	nop
  }

  return (USBD_OK);
 8007d1a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bc80      	pop	{r7}
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop

08007d28 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007d32:	6879      	ldr	r1, [r7, #4]
 8007d34:	4805      	ldr	r0, [pc, #20]	@ (8007d4c <CDC_Receive_FS+0x24>)
 8007d36:	f7fe fe7a 	bl	8006a2e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007d3a:	4804      	ldr	r0, [pc, #16]	@ (8007d4c <CDC_Receive_FS+0x24>)
 8007d3c:	f7fe fe8a 	bl	8006a54 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007d40:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20000278 	.word	0x20000278

08007d50 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	4603      	mov	r3, r0
 8007d58:	6039      	str	r1, [r7, #0]
 8007d5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	2212      	movs	r2, #18
 8007d60:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007d62:	4b03      	ldr	r3, [pc, #12]	@ (8007d70 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bc80      	pop	{r7}
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	20000148 	.word	0x20000148

08007d74 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	6039      	str	r1, [r7, #0]
 8007d7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	2204      	movs	r2, #4
 8007d84:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007d86:	4b03      	ldr	r3, [pc, #12]	@ (8007d94 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	370c      	adds	r7, #12
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bc80      	pop	{r7}
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	2000015c 	.word	0x2000015c

08007d98 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	4603      	mov	r3, r0
 8007da0:	6039      	str	r1, [r7, #0]
 8007da2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d105      	bne.n	8007db6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007daa:	683a      	ldr	r2, [r7, #0]
 8007dac:	4907      	ldr	r1, [pc, #28]	@ (8007dcc <USBD_FS_ProductStrDescriptor+0x34>)
 8007dae:	4808      	ldr	r0, [pc, #32]	@ (8007dd0 <USBD_FS_ProductStrDescriptor+0x38>)
 8007db0:	f7ff fe33 	bl	8007a1a <USBD_GetString>
 8007db4:	e004      	b.n	8007dc0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007db6:	683a      	ldr	r2, [r7, #0]
 8007db8:	4904      	ldr	r1, [pc, #16]	@ (8007dcc <USBD_FS_ProductStrDescriptor+0x34>)
 8007dba:	4805      	ldr	r0, [pc, #20]	@ (8007dd0 <USBD_FS_ProductStrDescriptor+0x38>)
 8007dbc:	f7ff fe2d 	bl	8007a1a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007dc0:	4b02      	ldr	r3, [pc, #8]	@ (8007dcc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3708      	adds	r7, #8
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000d3c 	.word	0x20000d3c
 8007dd0:	08008530 	.word	0x08008530

08007dd4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	4603      	mov	r3, r0
 8007ddc:	6039      	str	r1, [r7, #0]
 8007dde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007de0:	683a      	ldr	r2, [r7, #0]
 8007de2:	4904      	ldr	r1, [pc, #16]	@ (8007df4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007de4:	4804      	ldr	r0, [pc, #16]	@ (8007df8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007de6:	f7ff fe18 	bl	8007a1a <USBD_GetString>
  return USBD_StrDesc;
 8007dea:	4b02      	ldr	r3, [pc, #8]	@ (8007df4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3708      	adds	r7, #8
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	20000d3c 	.word	0x20000d3c
 8007df8:	08008548 	.word	0x08008548

08007dfc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	4603      	mov	r3, r0
 8007e04:	6039      	str	r1, [r7, #0]
 8007e06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	221a      	movs	r2, #26
 8007e0c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007e0e:	f000 f843 	bl	8007e98 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007e12:	4b02      	ldr	r3, [pc, #8]	@ (8007e1c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3708      	adds	r7, #8
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	20000160 	.word	0x20000160

08007e20 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	4603      	mov	r3, r0
 8007e28:	6039      	str	r1, [r7, #0]
 8007e2a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007e2c:	79fb      	ldrb	r3, [r7, #7]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d105      	bne.n	8007e3e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e32:	683a      	ldr	r2, [r7, #0]
 8007e34:	4907      	ldr	r1, [pc, #28]	@ (8007e54 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e36:	4808      	ldr	r0, [pc, #32]	@ (8007e58 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e38:	f7ff fdef 	bl	8007a1a <USBD_GetString>
 8007e3c:	e004      	b.n	8007e48 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	4904      	ldr	r1, [pc, #16]	@ (8007e54 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e42:	4805      	ldr	r0, [pc, #20]	@ (8007e58 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e44:	f7ff fde9 	bl	8007a1a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e48:	4b02      	ldr	r3, [pc, #8]	@ (8007e54 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3708      	adds	r7, #8
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	20000d3c 	.word	0x20000d3c
 8007e58:	0800855c 	.word	0x0800855c

08007e5c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	4603      	mov	r3, r0
 8007e64:	6039      	str	r1, [r7, #0]
 8007e66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007e68:	79fb      	ldrb	r3, [r7, #7]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d105      	bne.n	8007e7a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e6e:	683a      	ldr	r2, [r7, #0]
 8007e70:	4907      	ldr	r1, [pc, #28]	@ (8007e90 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e72:	4808      	ldr	r0, [pc, #32]	@ (8007e94 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e74:	f7ff fdd1 	bl	8007a1a <USBD_GetString>
 8007e78:	e004      	b.n	8007e84 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	4904      	ldr	r1, [pc, #16]	@ (8007e90 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e7e:	4805      	ldr	r0, [pc, #20]	@ (8007e94 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e80:	f7ff fdcb 	bl	8007a1a <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e84:	4b02      	ldr	r3, [pc, #8]	@ (8007e90 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3708      	adds	r7, #8
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
 8007e8e:	bf00      	nop
 8007e90:	20000d3c 	.word	0x20000d3c
 8007e94:	08008568 	.word	0x08008568

08007e98 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007edc <Get_SerialNum+0x44>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8007ee0 <Get_SerialNum+0x48>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8007ee4 <Get_SerialNum+0x4c>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d009      	beq.n	8007ed2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	4909      	ldr	r1, [pc, #36]	@ (8007ee8 <Get_SerialNum+0x50>)
 8007ec2:	68f8      	ldr	r0, [r7, #12]
 8007ec4:	f000 f814 	bl	8007ef0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007ec8:	2204      	movs	r2, #4
 8007eca:	4908      	ldr	r1, [pc, #32]	@ (8007eec <Get_SerialNum+0x54>)
 8007ecc:	68b8      	ldr	r0, [r7, #8]
 8007ece:	f000 f80f 	bl	8007ef0 <IntToUnicode>
  }
}
 8007ed2:	bf00      	nop
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	1ffff7e8 	.word	0x1ffff7e8
 8007ee0:	1ffff7ec 	.word	0x1ffff7ec
 8007ee4:	1ffff7f0 	.word	0x1ffff7f0
 8007ee8:	20000162 	.word	0x20000162
 8007eec:	20000172 	.word	0x20000172

08007ef0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	4613      	mov	r3, r2
 8007efc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007efe:	2300      	movs	r3, #0
 8007f00:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007f02:	2300      	movs	r3, #0
 8007f04:	75fb      	strb	r3, [r7, #23]
 8007f06:	e027      	b.n	8007f58 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	0f1b      	lsrs	r3, r3, #28
 8007f0c:	2b09      	cmp	r3, #9
 8007f0e:	d80b      	bhi.n	8007f28 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	0f1b      	lsrs	r3, r3, #28
 8007f14:	b2da      	uxtb	r2, r3
 8007f16:	7dfb      	ldrb	r3, [r7, #23]
 8007f18:	005b      	lsls	r3, r3, #1
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	440b      	add	r3, r1
 8007f20:	3230      	adds	r2, #48	@ 0x30
 8007f22:	b2d2      	uxtb	r2, r2
 8007f24:	701a      	strb	r2, [r3, #0]
 8007f26:	e00a      	b.n	8007f3e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	0f1b      	lsrs	r3, r3, #28
 8007f2c:	b2da      	uxtb	r2, r3
 8007f2e:	7dfb      	ldrb	r3, [r7, #23]
 8007f30:	005b      	lsls	r3, r3, #1
 8007f32:	4619      	mov	r1, r3
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	440b      	add	r3, r1
 8007f38:	3237      	adds	r2, #55	@ 0x37
 8007f3a:	b2d2      	uxtb	r2, r2
 8007f3c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	011b      	lsls	r3, r3, #4
 8007f42:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007f44:	7dfb      	ldrb	r3, [r7, #23]
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	3301      	adds	r3, #1
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	2200      	movs	r2, #0
 8007f50:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007f52:	7dfb      	ldrb	r3, [r7, #23]
 8007f54:	3301      	adds	r3, #1
 8007f56:	75fb      	strb	r3, [r7, #23]
 8007f58:	7dfa      	ldrb	r2, [r7, #23]
 8007f5a:	79fb      	ldrb	r3, [r7, #7]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d3d3      	bcc.n	8007f08 <IntToUnicode+0x18>
  }
}
 8007f60:	bf00      	nop
 8007f62:	bf00      	nop
 8007f64:	371c      	adds	r7, #28
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bc80      	pop	{r7}
 8007f6a:	4770      	bx	lr

08007f6c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a0d      	ldr	r2, [pc, #52]	@ (8007fb0 <HAL_PCD_MspInit+0x44>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d113      	bne.n	8007fa6 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb4 <HAL_PCD_MspInit+0x48>)
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	4a0c      	ldr	r2, [pc, #48]	@ (8007fb4 <HAL_PCD_MspInit+0x48>)
 8007f84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f88:	61d3      	str	r3, [r2, #28]
 8007f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb4 <HAL_PCD_MspInit+0x48>)
 8007f8c:	69db      	ldr	r3, [r3, #28]
 8007f8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f92:	60fb      	str	r3, [r7, #12]
 8007f94:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007f96:	2200      	movs	r2, #0
 8007f98:	2100      	movs	r1, #0
 8007f9a:	2014      	movs	r0, #20
 8007f9c:	f7f9 f99b 	bl	80012d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007fa0:	2014      	movs	r0, #20
 8007fa2:	f7f9 f9b4 	bl	800130e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007fa6:	bf00      	nop
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	40005c00 	.word	0x40005c00
 8007fb4:	40021000 	.word	0x40021000

08007fb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007fcc:	4619      	mov	r1, r3
 8007fce:	4610      	mov	r0, r2
 8007fd0:	f7fe fdf6 	bl	8006bc0 <USBD_LL_SetupStage>
}
 8007fd4:	bf00      	nop
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	6879      	ldr	r1, [r7, #4]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	00db      	lsls	r3, r3, #3
 8007ffa:	440b      	add	r3, r1
 8007ffc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	78fb      	ldrb	r3, [r7, #3]
 8008004:	4619      	mov	r1, r3
 8008006:	f7fe fe28 	bl	8006c5a <USBD_LL_DataOutStage>
}
 800800a:	bf00      	nop
 800800c:	3708      	adds	r7, #8
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b082      	sub	sp, #8
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
 800801a:	460b      	mov	r3, r1
 800801c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008024:	78fa      	ldrb	r2, [r7, #3]
 8008026:	6879      	ldr	r1, [r7, #4]
 8008028:	4613      	mov	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	00db      	lsls	r3, r3, #3
 8008030:	440b      	add	r3, r1
 8008032:	3324      	adds	r3, #36	@ 0x24
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	78fb      	ldrb	r3, [r7, #3]
 8008038:	4619      	mov	r1, r3
 800803a:	f7fe fe7f 	bl	8006d3c <USBD_LL_DataInStage>
}
 800803e:	bf00      	nop
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b082      	sub	sp, #8
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008054:	4618      	mov	r0, r3
 8008056:	f7fe ff8f 	bl	8006f78 <USBD_LL_SOF>
}
 800805a:	bf00      	nop
 800805c:	3708      	adds	r7, #8
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800806a:	2301      	movs	r3, #1
 800806c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	799b      	ldrb	r3, [r3, #6]
 8008072:	2b02      	cmp	r3, #2
 8008074:	d001      	beq.n	800807a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008076:	f7f8 fb1b 	bl	80006b0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008080:	7bfa      	ldrb	r2, [r7, #15]
 8008082:	4611      	mov	r1, r2
 8008084:	4618      	mov	r0, r3
 8008086:	f7fe ff3f 	bl	8006f08 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008090:	4618      	mov	r0, r3
 8008092:	f7fe fef8 	bl	8006e86 <USBD_LL_Reset>
}
 8008096:	bf00      	nop
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
	...

080080a0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7fe ff39 	bl	8006f26 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	7a9b      	ldrb	r3, [r3, #10]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d005      	beq.n	80080c8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80080bc:	4b04      	ldr	r3, [pc, #16]	@ (80080d0 <HAL_PCD_SuspendCallback+0x30>)
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	4a03      	ldr	r2, [pc, #12]	@ (80080d0 <HAL_PCD_SuspendCallback+0x30>)
 80080c2:	f043 0306 	orr.w	r3, r3, #6
 80080c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80080c8:	bf00      	nop
 80080ca:	3708      	adds	r7, #8
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	e000ed00 	.word	0xe000ed00

080080d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80080e2:	4618      	mov	r0, r3
 80080e4:	f7fe ff33 	bl	8006f4e <USBD_LL_Resume>
}
 80080e8:	bf00      	nop
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80080f8:	4a28      	ldr	r2, [pc, #160]	@ (800819c <USBD_LL_Init+0xac>)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a26      	ldr	r2, [pc, #152]	@ (800819c <USBD_LL_Init+0xac>)
 8008104:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008108:	4b24      	ldr	r3, [pc, #144]	@ (800819c <USBD_LL_Init+0xac>)
 800810a:	4a25      	ldr	r2, [pc, #148]	@ (80081a0 <USBD_LL_Init+0xb0>)
 800810c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800810e:	4b23      	ldr	r3, [pc, #140]	@ (800819c <USBD_LL_Init+0xac>)
 8008110:	2208      	movs	r2, #8
 8008112:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008114:	4b21      	ldr	r3, [pc, #132]	@ (800819c <USBD_LL_Init+0xac>)
 8008116:	2202      	movs	r2, #2
 8008118:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800811a:	4b20      	ldr	r3, [pc, #128]	@ (800819c <USBD_LL_Init+0xac>)
 800811c:	2200      	movs	r2, #0
 800811e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008120:	4b1e      	ldr	r3, [pc, #120]	@ (800819c <USBD_LL_Init+0xac>)
 8008122:	2200      	movs	r2, #0
 8008124:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008126:	4b1d      	ldr	r3, [pc, #116]	@ (800819c <USBD_LL_Init+0xac>)
 8008128:	2200      	movs	r2, #0
 800812a:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800812c:	481b      	ldr	r0, [pc, #108]	@ (800819c <USBD_LL_Init+0xac>)
 800812e:	f7f9 fbe9 	bl	8001904 <HAL_PCD_Init>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008138:	f7f8 faba 	bl	80006b0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008142:	2318      	movs	r3, #24
 8008144:	2200      	movs	r2, #0
 8008146:	2100      	movs	r1, #0
 8008148:	f7fb f8fa 	bl	8003340 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008152:	2358      	movs	r3, #88	@ 0x58
 8008154:	2200      	movs	r2, #0
 8008156:	2180      	movs	r1, #128	@ 0x80
 8008158:	f7fb f8f2 	bl	8003340 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008162:	23c0      	movs	r3, #192	@ 0xc0
 8008164:	2200      	movs	r2, #0
 8008166:	2181      	movs	r1, #129	@ 0x81
 8008168:	f7fb f8ea 	bl	8003340 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008172:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008176:	2200      	movs	r2, #0
 8008178:	2101      	movs	r1, #1
 800817a:	f7fb f8e1 	bl	8003340 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008184:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008188:	2200      	movs	r2, #0
 800818a:	2182      	movs	r1, #130	@ 0x82
 800818c:	f7fb f8d8 	bl	8003340 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	3708      	adds	r7, #8
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}
 800819a:	bf00      	nop
 800819c:	20000f3c 	.word	0x20000f3c
 80081a0:	40005c00 	.word	0x40005c00

080081a4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081b0:	2300      	movs	r3, #0
 80081b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7f9 fc98 	bl	8001af0 <HAL_PCD_Start>
 80081c0:	4603      	mov	r3, r0
 80081c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081c4:	7bfb      	ldrb	r3, [r7, #15]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 f94e 	bl	8008468 <USBD_Get_USB_Status>
 80081cc:	4603      	mov	r3, r0
 80081ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3710      	adds	r7, #16
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b084      	sub	sp, #16
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
 80081e2:	4608      	mov	r0, r1
 80081e4:	4611      	mov	r1, r2
 80081e6:	461a      	mov	r2, r3
 80081e8:	4603      	mov	r3, r0
 80081ea:	70fb      	strb	r3, [r7, #3]
 80081ec:	460b      	mov	r3, r1
 80081ee:	70bb      	strb	r3, [r7, #2]
 80081f0:	4613      	mov	r3, r2
 80081f2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081f8:	2300      	movs	r3, #0
 80081fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008202:	78bb      	ldrb	r3, [r7, #2]
 8008204:	883a      	ldrh	r2, [r7, #0]
 8008206:	78f9      	ldrb	r1, [r7, #3]
 8008208:	f7f9 fdec 	bl	8001de4 <HAL_PCD_EP_Open>
 800820c:	4603      	mov	r3, r0
 800820e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008210:	7bfb      	ldrb	r3, [r7, #15]
 8008212:	4618      	mov	r0, r3
 8008214:	f000 f928 	bl	8008468 <USBD_Get_USB_Status>
 8008218:	4603      	mov	r3, r0
 800821a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800821c:	7bbb      	ldrb	r3, [r7, #14]
}
 800821e:	4618      	mov	r0, r3
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b084      	sub	sp, #16
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	460b      	mov	r3, r1
 8008230:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008232:	2300      	movs	r3, #0
 8008234:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008236:	2300      	movs	r3, #0
 8008238:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008240:	78fa      	ldrb	r2, [r7, #3]
 8008242:	4611      	mov	r1, r2
 8008244:	4618      	mov	r0, r3
 8008246:	f7f9 fe2a 	bl	8001e9e <HAL_PCD_EP_Close>
 800824a:	4603      	mov	r3, r0
 800824c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800824e:	7bfb      	ldrb	r3, [r7, #15]
 8008250:	4618      	mov	r0, r3
 8008252:	f000 f909 	bl	8008468 <USBD_Get_USB_Status>
 8008256:	4603      	mov	r3, r0
 8008258:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800825a:	7bbb      	ldrb	r3, [r7, #14]
}
 800825c:	4618      	mov	r0, r3
 800825e:	3710      	adds	r7, #16
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	460b      	mov	r3, r1
 800826e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008270:	2300      	movs	r3, #0
 8008272:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008274:	2300      	movs	r3, #0
 8008276:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800827e:	78fa      	ldrb	r2, [r7, #3]
 8008280:	4611      	mov	r1, r2
 8008282:	4618      	mov	r0, r3
 8008284:	f7f9 fed2 	bl	800202c <HAL_PCD_EP_SetStall>
 8008288:	4603      	mov	r3, r0
 800828a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800828c:	7bfb      	ldrb	r3, [r7, #15]
 800828e:	4618      	mov	r0, r3
 8008290:	f000 f8ea 	bl	8008468 <USBD_Get_USB_Status>
 8008294:	4603      	mov	r3, r0
 8008296:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008298:	7bbb      	ldrb	r3, [r7, #14]
}
 800829a:	4618      	mov	r0, r3
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b084      	sub	sp, #16
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
 80082aa:	460b      	mov	r3, r1
 80082ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082ae:	2300      	movs	r3, #0
 80082b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80082bc:	78fa      	ldrb	r2, [r7, #3]
 80082be:	4611      	mov	r1, r2
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7f9 ff13 	bl	80020ec <HAL_PCD_EP_ClrStall>
 80082c6:	4603      	mov	r3, r0
 80082c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082ca:	7bfb      	ldrb	r3, [r7, #15]
 80082cc:	4618      	mov	r0, r3
 80082ce:	f000 f8cb 	bl	8008468 <USBD_Get_USB_Status>
 80082d2:	4603      	mov	r3, r0
 80082d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	460b      	mov	r3, r1
 80082ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80082f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80082f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	da0b      	bge.n	8008314 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80082fc:	78fb      	ldrb	r3, [r7, #3]
 80082fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008302:	68f9      	ldr	r1, [r7, #12]
 8008304:	4613      	mov	r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	00db      	lsls	r3, r3, #3
 800830c:	440b      	add	r3, r1
 800830e:	3312      	adds	r3, #18
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	e00b      	b.n	800832c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800831a:	68f9      	ldr	r1, [r7, #12]
 800831c:	4613      	mov	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	440b      	add	r3, r1
 8008326:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800832a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800832c:	4618      	mov	r0, r3
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	bc80      	pop	{r7}
 8008334:	4770      	bx	lr

08008336 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	460b      	mov	r3, r1
 8008340:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008342:	2300      	movs	r3, #0
 8008344:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008346:	2300      	movs	r3, #0
 8008348:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008350:	78fa      	ldrb	r2, [r7, #3]
 8008352:	4611      	mov	r1, r2
 8008354:	4618      	mov	r0, r3
 8008356:	f7f9 fd21 	bl	8001d9c <HAL_PCD_SetAddress>
 800835a:	4603      	mov	r3, r0
 800835c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800835e:	7bfb      	ldrb	r3, [r7, #15]
 8008360:	4618      	mov	r0, r3
 8008362:	f000 f881 	bl	8008468 <USBD_Get_USB_Status>
 8008366:	4603      	mov	r3, r0
 8008368:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800836a:	7bbb      	ldrb	r3, [r7, #14]
}
 800836c:	4618      	mov	r0, r3
 800836e:	3710      	adds	r7, #16
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b086      	sub	sp, #24
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	607a      	str	r2, [r7, #4]
 800837e:	461a      	mov	r2, r3
 8008380:	460b      	mov	r3, r1
 8008382:	72fb      	strb	r3, [r7, #11]
 8008384:	4613      	mov	r3, r2
 8008386:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008388:	2300      	movs	r3, #0
 800838a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008396:	893b      	ldrh	r3, [r7, #8]
 8008398:	7af9      	ldrb	r1, [r7, #11]
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	f7f9 fe0f 	bl	8001fbe <HAL_PCD_EP_Transmit>
 80083a0:	4603      	mov	r3, r0
 80083a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80083a4:	7dfb      	ldrb	r3, [r7, #23]
 80083a6:	4618      	mov	r0, r3
 80083a8:	f000 f85e 	bl	8008468 <USBD_Get_USB_Status>
 80083ac:	4603      	mov	r3, r0
 80083ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80083b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3718      	adds	r7, #24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}

080083ba <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b086      	sub	sp, #24
 80083be:	af00      	add	r7, sp, #0
 80083c0:	60f8      	str	r0, [r7, #12]
 80083c2:	607a      	str	r2, [r7, #4]
 80083c4:	461a      	mov	r2, r3
 80083c6:	460b      	mov	r3, r1
 80083c8:	72fb      	strb	r3, [r7, #11]
 80083ca:	4613      	mov	r3, r2
 80083cc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083ce:	2300      	movs	r3, #0
 80083d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083d2:	2300      	movs	r3, #0
 80083d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80083dc:	893b      	ldrh	r3, [r7, #8]
 80083de:	7af9      	ldrb	r1, [r7, #11]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	f7f9 fda4 	bl	8001f2e <HAL_PCD_EP_Receive>
 80083e6:	4603      	mov	r3, r0
 80083e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80083ea:	7dfb      	ldrb	r3, [r7, #23]
 80083ec:	4618      	mov	r0, r3
 80083ee:	f000 f83b 	bl	8008468 <USBD_Get_USB_Status>
 80083f2:	4603      	mov	r3, r0
 80083f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80083f6:	7dbb      	ldrb	r3, [r7, #22]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3718      	adds	r7, #24
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	460b      	mov	r3, r1
 800840a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008412:	78fa      	ldrb	r2, [r7, #3]
 8008414:	4611      	mov	r1, r2
 8008416:	4618      	mov	r0, r3
 8008418:	f7f9 fdba 	bl	8001f90 <HAL_PCD_EP_GetRxCount>
 800841c:	4603      	mov	r3, r0
}
 800841e:	4618      	mov	r0, r3
 8008420:	3708      	adds	r7, #8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
	...

08008428 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008430:	4b02      	ldr	r3, [pc, #8]	@ (800843c <USBD_static_malloc+0x14>)
}
 8008432:	4618      	mov	r0, r3
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	bc80      	pop	{r7}
 800843a:	4770      	bx	lr
 800843c:	20001214 	.word	0x20001214

08008440 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]

}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	bc80      	pop	{r7}
 8008450:	4770      	bx	lr

08008452 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008452:	b480      	push	{r7}
 8008454:	b083      	sub	sp, #12
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
 800845a:	460b      	mov	r3, r1
 800845c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800845e:	bf00      	nop
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	bc80      	pop	{r7}
 8008466:	4770      	bx	lr

08008468 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	4603      	mov	r3, r0
 8008470:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008472:	2300      	movs	r3, #0
 8008474:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008476:	79fb      	ldrb	r3, [r7, #7]
 8008478:	2b03      	cmp	r3, #3
 800847a:	d817      	bhi.n	80084ac <USBD_Get_USB_Status+0x44>
 800847c:	a201      	add	r2, pc, #4	@ (adr r2, 8008484 <USBD_Get_USB_Status+0x1c>)
 800847e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008482:	bf00      	nop
 8008484:	08008495 	.word	0x08008495
 8008488:	0800849b 	.word	0x0800849b
 800848c:	080084a1 	.word	0x080084a1
 8008490:	080084a7 	.word	0x080084a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008494:	2300      	movs	r3, #0
 8008496:	73fb      	strb	r3, [r7, #15]
    break;
 8008498:	e00b      	b.n	80084b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800849a:	2302      	movs	r3, #2
 800849c:	73fb      	strb	r3, [r7, #15]
    break;
 800849e:	e008      	b.n	80084b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80084a0:	2301      	movs	r3, #1
 80084a2:	73fb      	strb	r3, [r7, #15]
    break;
 80084a4:	e005      	b.n	80084b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80084a6:	2302      	movs	r3, #2
 80084a8:	73fb      	strb	r3, [r7, #15]
    break;
 80084aa:	e002      	b.n	80084b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80084ac:	2302      	movs	r3, #2
 80084ae:	73fb      	strb	r3, [r7, #15]
    break;
 80084b0:	bf00      	nop
  }
  return usb_status;
 80084b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3714      	adds	r7, #20
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bc80      	pop	{r7}
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop

080084c0 <memset>:
 80084c0:	4603      	mov	r3, r0
 80084c2:	4402      	add	r2, r0
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d100      	bne.n	80084ca <memset+0xa>
 80084c8:	4770      	bx	lr
 80084ca:	f803 1b01 	strb.w	r1, [r3], #1
 80084ce:	e7f9      	b.n	80084c4 <memset+0x4>

080084d0 <__libc_init_array>:
 80084d0:	b570      	push	{r4, r5, r6, lr}
 80084d2:	2600      	movs	r6, #0
 80084d4:	4d0c      	ldr	r5, [pc, #48]	@ (8008508 <__libc_init_array+0x38>)
 80084d6:	4c0d      	ldr	r4, [pc, #52]	@ (800850c <__libc_init_array+0x3c>)
 80084d8:	1b64      	subs	r4, r4, r5
 80084da:	10a4      	asrs	r4, r4, #2
 80084dc:	42a6      	cmp	r6, r4
 80084de:	d109      	bne.n	80084f4 <__libc_init_array+0x24>
 80084e0:	f000 f81a 	bl	8008518 <_init>
 80084e4:	2600      	movs	r6, #0
 80084e6:	4d0a      	ldr	r5, [pc, #40]	@ (8008510 <__libc_init_array+0x40>)
 80084e8:	4c0a      	ldr	r4, [pc, #40]	@ (8008514 <__libc_init_array+0x44>)
 80084ea:	1b64      	subs	r4, r4, r5
 80084ec:	10a4      	asrs	r4, r4, #2
 80084ee:	42a6      	cmp	r6, r4
 80084f0:	d105      	bne.n	80084fe <__libc_init_array+0x2e>
 80084f2:	bd70      	pop	{r4, r5, r6, pc}
 80084f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80084f8:	4798      	blx	r3
 80084fa:	3601      	adds	r6, #1
 80084fc:	e7ee      	b.n	80084dc <__libc_init_array+0xc>
 80084fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008502:	4798      	blx	r3
 8008504:	3601      	adds	r6, #1
 8008506:	e7f2      	b.n	80084ee <__libc_init_array+0x1e>
 8008508:	080085a4 	.word	0x080085a4
 800850c:	080085a4 	.word	0x080085a4
 8008510:	080085a4 	.word	0x080085a4
 8008514:	080085a8 	.word	0x080085a8

08008518 <_init>:
 8008518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851a:	bf00      	nop
 800851c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800851e:	bc08      	pop	{r3}
 8008520:	469e      	mov	lr, r3
 8008522:	4770      	bx	lr

08008524 <_fini>:
 8008524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008526:	bf00      	nop
 8008528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800852a:	bc08      	pop	{r3}
 800852c:	469e      	mov	lr, r3
 800852e:	4770      	bx	lr
