xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_VCOMP.vhd,
c_counter_binary_down_2_sim_netlist.v,verilog,xil_defaultlib,../../../../Egg_timer.srcs/sources_1/ip/c_counter_binary_down_2/c_counter_binary_down_2_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
