// Seed: 832767509
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = id_1 >> id_2;
  reg id_3;
  reg id_4, id_5, id_6;
  wire id_7;
  wor  id_8 = 1'b0;
  always begin : LABEL_0
    id_3 <= id_6;
  end
  assign id_2 = id_8;
  assign id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (id_3);
  id_4(
      .id_0(id_3), .id_1(id_1), .id_2()
  );
  wire id_5;
endmodule
