Selecting top level module axi_lite_tut
@W: CG1283 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE0_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE1_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE2_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE3_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE4_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE5_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE6_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE7_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE8_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE9_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE10_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE11_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE12_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE13_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE14_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE15_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE16_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE17_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE18_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE19_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE20_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE21_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE22_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE23_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE24_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE25_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE26_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE27_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE28_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE29_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE30_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE31_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE0_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE1_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE2_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE3_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE4_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE5_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE6_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE7_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE8_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE9_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE10_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE11_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE12_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE13_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE14_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE15_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE16_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE17_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE18_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE19_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE20_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE21_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE22_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE23_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE24_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE25_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE26_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE27_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE28_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE29_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE30_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE31_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE0_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE1_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE2_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE3_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE4_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE5_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE6_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE7_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE8_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE9_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE10_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE11_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE12_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE13_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE14_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE15_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE16_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE17_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE18_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE19_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE20_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE21_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE22_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE23_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE24_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE25_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE26_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE27_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE28_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE29_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE30_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE31_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE0_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE1_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE2_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":4467:0:4467:24|Type of parameter SLAVE3_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

Only the first 100 messages of id 'CG168' are reported. To see all messages use 'report_messages -log C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synlog\axi_lite_tut_compiler.srr -id CG168' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG168} -count unlimited' in the Tcl shell.
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v":22:7:22:34|Synthesizing module caxi4interconnect_ResetSycnc in library work.
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 1 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":24:7:24:36|Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=32'b00000000000000000000000000000000
	SLOT_MAX_VEC=32'b00000000000000000000000000001111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000000
	RD_ARB_EN=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z1
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":229:55:229:70|Removing wire currRDataTransID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":230:34:230:46|Removing wire openRTransDec, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":232:55:232:70|Removing wire currWDataTransID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":233:34:233:46|Removing wire openWTransDec, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":235:7:235:14|Removing wire sysReset, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":237:19:237:28|Removing wire dataFifoWr, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":238:46:238:52|Removing wire srcPort, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":239:36:239:43|Removing wire destPort, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":240:34:240:43|Removing wire wrFifoFull, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":242:19:242:30|Removing wire rdDataFifoWr, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":243:46:243:54|Removing wire rdSrcPort, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":244:36:244:45|Removing wire rdDestPort, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":245:34:245:43|Removing wire rdFifoFull, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":250:52:250:60|Removing wire DERR_ARID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":251:44:251:53|Removing wire DERR_ARLEN, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":252:41:252:52|Removing wire DERR_ARVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":253:41:253:52|Removing wire DERR_ARREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":255:45:255:52|Removing wire DERR_RID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":256:35:256:44|Removing wire DERR_RDATA, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":257:43:257:52|Removing wire DERR_RRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":258:40:258:49|Removing wire DERR_RLAST, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":259:39:259:48|Removing wire DERR_RUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":260:40:260:50|Removing wire DERR_RVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":261:40:261:50|Removing wire DERR_RREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":263:53:263:61|Removing wire DERR_AWID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":264:44:264:53|Removing wire DERR_AWLEN, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":265:41:265:52|Removing wire DERR_AWVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":266:41:266:52|Removing wire DERR_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":268:61:268:68|Removing wire DERR_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":269:35:269:44|Removing wire DERR_WDATA, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":270:46:270:55|Removing wire DERR_WSTRB, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":271:40:271:49|Removing wire DERR_WLAST, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":272:39:272:48|Removing wire DERR_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":273:40:273:50|Removing wire DERR_WVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":274:39:274:49|Removing wire DERR_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":276:45:276:52|Removing wire DERR_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":277:43:277:52|Removing wire DERR_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":278:39:278:48|Removing wire DERR_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":279:41:279:51|Removing wire DERR_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":280:32:280:42|Removing wire DERR_BREADY, as there is no assignment to it.
@W: CG133 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":318:7:318:7|Object i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z1 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z1 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":25:7:25:26|Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000011011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	OPTIMIZATION=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000000100000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR=32'b10000000000000000000000000000000
	SLAVE2_START_ADDR=32'b00010000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b00000000000000000000000000001111
	SLAVE1_END_ADDR=32'b10001111111111111111111111111111
	SLAVE2_END_ADDR=32'b00010111111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b01
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b01
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=32'b00000000000000000000000000000000
	SLOT1_MIN_VEC=32'b10000000000000000000000000000000
	SLOT2_MIN_VEC=32'b00010000000000000000000000000000
	SLOT3_MIN_VEC=32'b00011000000000000000000000000000
	SLOT4_MIN_VEC=32'b00100000000000000000000000000000
	SLOT5_MIN_VEC=32'b00101000000000000000000000000000
	SLOT6_MIN_VEC=32'b00110000000000000000000000000000
	SLOT7_MIN_VEC=32'b00111000000000000000000000000000
	SLOT8_MIN_VEC=32'b01000000000000000000000000000000
	SLOT9_MIN_VEC=32'b01001000000000000000000000000000
	SLOT10_MIN_VEC=32'b01010000000000000000000000000000
	SLOT11_MIN_VEC=32'b01011000000000000000000000000000
	SLOT12_MIN_VEC=32'b10010000000000000000000000000000
	SLOT13_MIN_VEC=32'b10010000001100000000000000000000
	SLOT14_MIN_VEC=32'b10010000011000000000000000000000
	SLOT15_MIN_VEC=32'b10010000100100000000000000000000
	SLOT16_MIN_VEC=32'b10010000110000000000000000000000
	SLOT17_MIN_VEC=32'b10010000111100000000000000000000
	SLOT18_MIN_VEC=32'b10010001001000000000000000000000
	SLOT19_MIN_VEC=32'b10010001010100000000000000000000
	SLOT20_MIN_VEC=32'b10010001100000000000000000000000
	SLOT21_MIN_VEC=32'b10010001101100000000000000000000
	SLOT22_MIN_VEC=32'b10010001111000000000000000000000
	SLOT23_MIN_VEC=32'b10010010000100000000000000000000
	SLOT24_MIN_VEC=32'b10010010010000000000000000000000
	SLOT25_MIN_VEC=32'b10010010011100000000000000000000
	SLOT26_MIN_VEC=32'b10010010101000000000000000000000
	SLOT27_MIN_VEC=32'b10010010110100000000000000000000
	SLOT28_MIN_VEC=32'b10010011000000000000000000000000
	SLOT29_MIN_VEC=32'b10010011001100000000000000000000
	SLOT30_MIN_VEC=32'b10010011011000000000000000000000
	SLOT31_MIN_VEC=32'b10010011100100000000000000000000
	SLOT0_MAX_VEC=32'b00000000000000000000000000001111
	SLOT1_MAX_VEC=32'b10001111111111111111111111111111
	SLOT2_MAX_VEC=32'b00010111111111111111111111111111
	SLOT3_MAX_VEC=32'b00011111111111111111111111111111
	SLOT4_MAX_VEC=32'b00100111111111111111111111111111
	SLOT5_MAX_VEC=32'b00101111111111111111111111111111
	SLOT6_MAX_VEC=32'b00110111111111111111111111111111
	SLOT7_MAX_VEC=32'b00111111111111111111111111111111
	SLOT8_MAX_VEC=32'b01000111111111111111111111111111
	SLOT9_MAX_VEC=32'b01001111111111111111111111111111
	SLOT10_MAX_VEC=32'b01010111111111111111111111111111
	SLOT11_MAX_VEC=32'b01011111111111111111111111111111
	SLOT12_MAX_VEC=32'b10010000001011111111111111111111
	SLOT13_MAX_VEC=32'b10010000010111111111111111111111
	SLOT14_MAX_VEC=32'b10010000100011111111111111111111
	SLOT15_MAX_VEC=32'b10010000101111111111111111111111
	SLOT16_MAX_VEC=32'b10010000111011111111111111111111
	SLOT17_MAX_VEC=32'b10010001000111111111111111111111
	SLOT18_MAX_VEC=32'b10010001010011111111111111111111
	SLOT19_MAX_VEC=32'b10010001011111111111111111111111
	SLOT20_MAX_VEC=32'b10010001101011111111111111111111
	SLOT21_MAX_VEC=32'b10010001110111111111111111111111
	SLOT22_MAX_VEC=32'b10010010000011111111111111111111
	SLOT23_MAX_VEC=32'b10010010001111111111111111111111
	SLOT24_MAX_VEC=32'b10010010011011111111111111111111
	SLOT25_MAX_VEC=32'b10010010100111111111111111111111
	SLOT26_MAX_VEC=32'b10010010110011111111111111111111
	SLOT27_MAX_VEC=32'b10010010111111111111111111111111
	SLOT28_MAX_VEC=32'b10010011001011111111111111111111
	SLOT29_MAX_VEC=32'b10010011010111111111111111111111
	SLOT30_MAX_VEC=32'b10010011100011111111111111111111
	SLOT31_MAX_VEC=32'b10010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MAX_TRANS=32'b00000000000000000000000000000010
	SLOT0_BASE_VEC=32'b00000000000000000000000000000000
	SLOT1_BASE_VEC=32'b00000000000000000000000000000001
	SLOT2_BASE_VEC=32'b00000000000000000000000000000010
	SLOT3_BASE_VEC=32'b00000000000000000000000000000011
	SLOT4_BASE_VEC=32'b00000000000000000000000000000100
	SLOT5_BASE_VEC=32'b00000000000000000000000000000101
	SLOT6_BASE_VEC=32'b00000000000000000000000000000110
	SLOT7_BASE_VEC=32'b00000000000000000000000000000111
	SLOT8_BASE_VEC=32'b00000000000000000000000000001000
	SLOT9_BASE_VEC=32'b00000000000000000000000000001001
	SLOT10_BASE_VEC=32'b00000000000000000000000000001010
	SLOT11_BASE_VEC=32'b00000000000000000000000000001011
	SLOT12_BASE_VEC=32'b00000000000000000000000000001100
	SLOT13_BASE_VEC=32'b00000000000000000000000000001101
	SLOT14_BASE_VEC=32'b00000000000000000000000000001110
	SLOT15_BASE_VEC=32'b00000000000000000000000000001111
	SLOT16_BASE_VEC=32'b00000000000000000000000000010000
	SLOT17_BASE_VEC=32'b00000000000000000000000000010001
	SLOT18_BASE_VEC=32'b00000000000000000000000000010010
	SLOT19_BASE_VEC=32'b00000000000000000000000000010011
	SLOT20_BASE_VEC=32'b00000000000000000000000000010100
	SLOT21_BASE_VEC=32'b00000000000000000000000000010101
	SLOT22_BASE_VEC=32'b00000000000000000000000000010110
	SLOT23_BASE_VEC=32'b00000000000000000000000000010111
	SLOT24_BASE_VEC=32'b00000000000000000000000000011000
	SLOT25_BASE_VEC=32'b00000000000000000000000000011001
	SLOT26_BASE_VEC=32'b00000000000000000000000000011010
	SLOT27_BASE_VEC=32'b00000000000000000000000000011011
	SLOT28_BASE_VEC=32'b00000000000000000000000000011100
	SLOT29_BASE_VEC=32'b00000000000000000000000000011101
	SLOT30_BASE_VEC=32'b00000000000000000000000000011110
	SLOT31_BASE_VEC=32'b00000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000000
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000010
	BASE_WIDTH=32'b00000000000000000000000000100000
	SLOT_BASE_VEC=32'b00000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100000
	SLOT_MIN_VEC=32'b00000000000000000000000000000000
	SLOT_MAX_VEC=32'b00000000000000000000000000001111
	MASTER_TYPE=2'b01
	SLAVE_TYPE=2'b01
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000001111100000
	MDW0_UPPER=13'b0000000100000
	MDW1_UPPER=13'b0000001100000
	MDW2_UPPER=13'b0000010100000
	MDW3_UPPER=13'b0000011100000
	MDW4_UPPER=13'b0000100100000
	MDW5_UPPER=13'b0000101100000
	MDW6_UPPER=13'b0000110100000
	MDW7_UPPER=13'b0000111100000
	MDW8_UPPER=13'b0001000100000
	MDW9_UPPER=13'b0001001100000
	MDW10_UPPER=13'b0001010100000
	MDW11_UPPER=13'b0001011100000
	MDW12_UPPER=13'b0001100100000
	MDW13_UPPER=13'b0001101100000
	MDW14_UPPER=13'b0001110100000
	MDW15_UPPER=13'b0001111100000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000011111100000
	SDW0_UPPER=13'b0000000100000
	SDW1_UPPER=13'b0000001100000
	SDW2_UPPER=13'b0000010100000
	SDW3_UPPER=13'b0000011100000
	SDW4_UPPER=13'b0000100100000
	SDW5_UPPER=13'b0000101100000
	SDW6_UPPER=13'b0000110100000
	SDW7_UPPER=13'b0000111100000
	SDW8_UPPER=13'b0001000100000
	SDW9_UPPER=13'b0001001100000
	SDW10_UPPER=13'b0001010100000
	SDW11_UPPER=13'b0001011100000
	SDW12_UPPER=13'b0001100100000
	SDW13_UPPER=13'b0001101100000
	SDW14_UPPER=13'b0001110100000
	SDW15_UPPER=13'b0001111100000
	SDW16_UPPER=13'b0010000100000
	SDW17_UPPER=13'b0010001100000
	SDW18_UPPER=13'b0010010100000
	SDW19_UPPER=13'b0010011100000
	SDW20_UPPER=13'b0010100100000
	SDW21_UPPER=13'b0010101100000
	SDW22_UPPER=13'b0010110100000
	SDW23_UPPER=13'b0010111100000
	SDW24_UPPER=13'b0011000100000
	SDW25_UPPER=13'b0011001100000
	SDW26_UPPER=13'b0011010100000
	SDW27_UPPER=13'b0011011100000
	SDW28_UPPER=13'b0011100100000
	SDW29_UPPER=13'b0011101100000
	SDW30_UPPER=13'b0011110100000
	SDW31_UPPER=13'b0011111100000
	MDW_UPPER_VEC=13'b0000000100000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000000100000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000001111100
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000011111100
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z2
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_64s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000100101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_37s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_37s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_37s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000100111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_39s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000000100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_4s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":23:7:23:41|Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b01
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrDataWidthConv_Z3
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z3 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z3 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":21:7:21:47|Synthesizing module caxi4interconnect_MstrClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000001
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b01
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000000
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000000100
	RCHAN_WIDTH=32'b00000000000000000000000000100101
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z4
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z4 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z4 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":23:7:23:39|Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b01
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH=32'b00000000000000000000000000100000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MasterConvertor_Z5
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":25:7:25:45|Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_TYPE=2'b01
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z5 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z5 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v":22:7:22:37|Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001000001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_65s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 130MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000100110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_38s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000101000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_40s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":23:7:23:36|Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000000101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_5s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":23:7:23:45|Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b01
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z6
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z6 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z6 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":26:7:26:44|Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_TYPE=2'b01
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000010
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z7
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001010
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_10s_1
@N: CG793 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001010
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":96:0:96:5|Pruning unused register fifoRdDataQ1[9:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":96:0:96:5|Found RAM mem, depth=16, width=10
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":270:0:270:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100101
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_37s_1
@N: CG793 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100101
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":96:0:96:5|Pruning unused register fifoRdDataQ1[36:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":96:0:96:5|Found RAM mem, depth=16, width=37
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":270:0:270:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":24:7:24:44|Synthesizing module caxi4interconnect_SlvAxi4ProtConvWrite in library work.

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b01
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000001000
	READ_INTERLEAVE=32'b00000000000000000000000000000001
	AWLEN_BITS=32'b00000000000000000000000000001000
	MAX_BEATS=32'b00000000000000000000000000000001
	WID_RAM_ADDR_WIDTH=32'b00000000000000000000000000000011
	WID_RAM_DEPTH=32'b00000000000000000000000000001000
	IdleAWrite=2'b00
	AWrite=2'b01
	WaitFifoEmpty=2'b10
	WGetData=1'b0
	Idle_WrResp=1'b0
	SendWrResp=1'b1
   Generated name = caxi4interconnect_SlvAxi4ProtConvWrite_Z8
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":331:22:331:33|Removing redundant assignment.
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":360:20:360:31|Removing redundant assignment.
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":388:16:388:23|Removing redundant assignment.
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":657:19:657:29|Removing redundant assignment.
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":798:17:798:25|Removing redundant assignment.
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":825:14:825:19|Removing redundant assignment.
@W: CG133 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":163:12:163:18|Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_Z8 .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":569:0:569:5|Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":665:0:665:5|Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":665:0:665:5|Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":665:0:665:5|Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_Z8 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 137MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":23:7:23:36|Synthesizing module caxi4interconnect_FifoDualPort in library work.

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100100
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_36s_1
@N: CG793 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":23:7:23:50|Synthesizing module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd in library work.

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000100100
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":96:0:96:5|Pruning unused register fifoRdDataQ1[35:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v":96:0:96:5|Found RAM mem, depth=16, width=36
Finished optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 137MB)
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":270:0:270:5|Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 137MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":24:7:24:43|Synthesizing module caxi4interconnect_SlvAxi4ProtConvRead in library work.

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b01
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=32'b00000000000000000000000000000001
	ARLEN_BITS=32'b00000000000000000000000000001000
	MAX_BEATS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvAxi4ProtConvRead_Z9
@N: CG179 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":279:20:279:28|Removing redundant assignment.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_Z9 .......
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":313:1:313:6|Pruning unused register latARID[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":442:1:442:6|Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_Z9 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v":25:7:25:43|Synthesizing module caxi4interconnect_SlvAxi4ProtocolConv in library work.

	SLAVE_NUMBER=32'b00000000000000000000000000000000
	SLAVE_TYPE=2'b01
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000010
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000001000
	READ_INTERLEAVE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 139MB)
@W: CG781 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":336:6:336:15|Input int_slaveWID on instance u_AXILtePC is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z7 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z7 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":21:7:21:46|Synthesizing module caxi4interconnect_SlvClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000010
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b01
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000001
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000000101
	RCHAN_WIDTH=32'b00000000000000000000000000100110
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z10
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z10 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z10 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":24:7:24:38|Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000000010
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b01
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_SlaveConvertor_Z11
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z11 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z11 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 139MB)
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":112:2:112:16|Removing wire MASTER1_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|Removing wire MASTER2_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|Removing wire MASTER3_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|Removing wire MASTER4_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|Removing wire MASTER5_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|Removing wire MASTER6_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|Removing wire MASTER7_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|Removing wire MASTER8_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|Removing wire MASTER9_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|Removing wire MASTER10_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|Removing wire MASTER11_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|Removing wire MASTER12_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|Removing wire MASTER13_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|Removing wire MASTER14_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|Removing wire MASTER15_AWREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":326:2:326:15|Removing wire MASTER1_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|Removing wire MASTER2_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|Removing wire MASTER3_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|Removing wire MASTER4_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|Removing wire MASTER5_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|Removing wire MASTER6_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|Removing wire MASTER7_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|Removing wire MASTER8_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|Removing wire MASTER9_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|Removing wire MASTER10_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|Removing wire MASTER11_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|Removing wire MASTER12_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|Removing wire MASTER13_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|Removing wire MASTER14_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|Removing wire MASTER15_WREADY, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:12|Removing wire MASTER1_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":448:2:448:14|Removing wire MASTER1_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":449:2:449:14|Removing wire MASTER1_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:15|Removing wire MASTER1_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|Removing wire MASTER2_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|Removing wire MASTER2_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|Removing wire MASTER2_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|Removing wire MASTER2_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|Removing wire MASTER3_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|Removing wire MASTER3_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|Removing wire MASTER3_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|Removing wire MASTER3_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|Removing wire MASTER4_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|Removing wire MASTER4_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|Removing wire MASTER4_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|Removing wire MASTER4_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|Removing wire MASTER5_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|Removing wire MASTER5_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|Removing wire MASTER5_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|Removing wire MASTER5_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|Removing wire MASTER6_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|Removing wire MASTER6_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|Removing wire MASTER6_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|Removing wire MASTER6_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|Removing wire MASTER7_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|Removing wire MASTER7_BRESP, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|Removing wire MASTER7_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|Removing wire MASTER7_BVALID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|Removing wire MASTER8_BID, as there is no assignment to it.
@W: CG360 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|Removing wire MASTER8_BRESP, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synlog\axi_lite_tut_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREAXI4INTERCONNECT_Z2 .......
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":112:2:112:16|*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":326:2:326:15|*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":447:2:447:12|*Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":448:2:448:14|*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":449:2:449:14|*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":450:2:450:15|*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":491:2:491:14|*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":492:2:492:15|*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":495:2:495:12|*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":496:2:496:14|*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":497:2:497:14|*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":498:2:498:15|*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":501:2:501:13|*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":502:2:502:15|*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":503:2:503:15|*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":504:2:504:16|*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":507:2:507:13|*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":508:2:508:15|*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":509:2:509:15|*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":510:2:510:16|*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":513:2:513:13|*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":514:2:514:15|*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":515:2:515:15|*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":516:2:516:16|*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":519:2:519:13|*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":520:2:520:15|*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":521:2:521:15|*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":522:2:522:16|*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":525:2:525:13|*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":526:2:526:15|*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":527:2:527:15|*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":528:2:528:16|*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":531:2:531:13|*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":532:2:532:15|*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":533:2:533:15|*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":534:2:534:16|*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":565:2:565:16|*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":579:2:579:16|*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":593:2:593:16|*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":607:2:607:16|*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":621:2:621:16|*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":635:2:635:16|*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":649:2:649:16|*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":663:2:663:16|*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":677:2:677:16|*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":691:2:691:17|*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synlog\axi_lite_tut_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z2 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v":1476:7:1476:29|Synthesizing module COREAXI4INTERCONNECT_C0 in library work.
Running optimization stage 1 on COREAXI4INTERCONNECT_C0 .......
Finished optimization stage 1 on COREAXI4INTERCONNECT_C0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask532.v":21:7:21:13|Synthesizing module mask532 in library work.
Running optimization stage 1 on mask532 .......
Finished optimization stage 1 on mask532 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":21:7:21:17|Synthesizing module mask_axi532 in library work.

	S_AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	S_AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
   Generated name = mask_axi532_32s_32s
Running optimization stage 1 on mask_axi532_32s_32s .......
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":210:4:210:5|Too many clocks (> 8) for set/reset analysis of slave_axi_data, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":210:4:210:5|Latch generated from always block for signal slave_axi_data[31:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Too many clocks (> 8) for set/reset analysis of data_value, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Latch generated from always block for signal data_value[31:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Too many clocks (> 8) for set/reset analysis of S_MASK_ADDR, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Latch generated from always block for signal S_MASK_ADDR[31:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Too many clocks (> 8) for set/reset analysis of n_value, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Latch generated from always block for signal n_value[4:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Too many clocks (> 8) for set/reset analysis of init_write, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|Latch generated from always block for signal init_write; possible missing assignment in an if or case statement.
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":108:4:108:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":210:4:210:5|always_comb does not infer combinatorial logic
@N: CL189 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":143:2:143:10|Register bit slave_axi_bresp[0] is always 0.
@N: CL189 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":143:2:143:10|Register bit slave_axi_bresp[1] is always 0.
@N: CL189 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":199:2:199:10|Register bit slave_axi_rresp[0] is always 0.
@N: CL189 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":199:2:199:10|Register bit slave_axi_rresp[1] is always 0.
Finished optimization stage 1 on mask_axi532_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":21:7:21:16|Synthesizing module master_AXI in library work.

	S_AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	S_AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
   Generated name = master_AXI_32s_32s
Running optimization stage 1 on master_AXI_32s_32s .......
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Too many clocks (> 8) for set/reset analysis of M_MASK_OUTPUT_ADDR_OUT, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Latch generated from always block for signal M_MASK_OUTPUT_ADDR_OUT[31:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Too many clocks (> 8) for set/reset analysis of M_MASK_DATA_OUT, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Latch generated from always block for signal M_MASK_DATA_OUT[31:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Too many clocks (> 8) for set/reset analysis of M_MASK_N_OUT, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Latch generated from always block for signal M_MASK_N_OUT[4:0]; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Too many clocks (> 8) for set/reset analysis of M_MASK_VALID_OUT, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|Latch generated from always block for signal M_MASK_VALID_OUT; possible missing assignment in an if or case statement.
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\master_AXI.v":241:4:241:5|always_comb does not infer combinatorial logic
Finished optimization stage 1 on master_AXI_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N: CG364 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\work\axi_lite_tut\axi_lite_tut.v":9:7:9:18|Synthesizing module axi_lite_tut in library work.
Running optimization stage 1 on axi_lite_tut .......
Finished optimization stage 1 on axi_lite_tut (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on axi_lite_tut .......
Finished optimization stage 2 on axi_lite_tut (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
Running optimization stage 2 on master_AXI_32s_32s .......
Finished optimization stage 2 on master_AXI_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on mask_axi532_32s_32s .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\hdl\mask_axi532.v":34:22:34:32|Input S_AXI_WSTRB is unused.
Finished optimization stage 2 on mask_axi532_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on mask532 .......
Finished optimization stage 2 on mask532 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_C0 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_C0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z11 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":63:30:63:36|Input ARESETN is unused.
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z11 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z10 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":35:26:35:32|Input SLV_CLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z10 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 142MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_Z9 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":341:1:341:6|Trying to extract state machine for register currStateARd.
Extracted state machine for register currStateARd
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":62:30:62:40|Input SLAVE_RLAST is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":78:30:78:46|Input int_slaveARREGION is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":79:30:79:43|Input int_slaveARQOS is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":80:30:80:44|Input int_slaveARUSER is unused.
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_Z9 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 147MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 147MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 147MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_Z8 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":429:1:429:6|Trying to extract state machine for register currStateAWr.
Extracted state machine for register currStateAWr
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":72:28:72:36|Input SLAVE_BID is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":89:30:89:46|Input int_slaveAWREGION is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":90:30:90:43|Input int_slaveAWQOS is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":91:31:91:45|Input int_slaveAWUSER is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":96:30:96:41|Input int_slaveWID is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":100:30:100:43|Input int_slaveWUSER is unused.
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_Z8 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s .......
Finished optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 .......
Finished optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z7 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":95:33:95:44|Input int_slaveWID is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":131:30:131:40|Input SLAVE_RLAST is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":132:30:132:40|Input SLAVE_RUSER is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":163:31:163:41|Input SLAVE_BUSER is unused.
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z7 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z6 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z6 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_5s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_40s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_38s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_65s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":43:38:43:41|Input ACLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":44:37:44:44|Input sysReset is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":105:30:105:41|Input MASTER_ARLEN is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":107:30:107:43|Input MASTER_ARBURST is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":108:29:108:41|Input MASTER_ARLOCK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":109:30:109:43|Input MASTER_ARCACHE is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":127:31:127:41|Input MASTER_AWID is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":129:30:129:41|Input MASTER_AWLEN is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":131:30:131:43|Input MASTER_AWBURST is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":132:31:132:43|Input MASTER_AWLOCK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":133:30:133:43|Input MASTER_AWCACHE is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":142:31:142:40|Input MASTER_WID is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":145:31:145:42|Input MASTER_WLAST is unused.
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z5 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":57:25:57:31|Input ARESETN is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":174:18:174:29|Input MASTER_HADDR is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":175:17:175:29|Input MASTER_HBURST is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":176:12:176:27|Input MASTER_HMASTLOCK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":177:17:177:28|Input MASTER_HPROT is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":178:17:178:28|Input MASTER_HSIZE is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":179:12:179:25|Input MASTER_HNONSEC is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":180:17:180:29|Input MASTER_HTRANS is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":181:35:181:47|Input MASTER_HWDATA is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":183:12:183:24|Input MASTER_HWRITE is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":186:12:186:22|Input MASTER_HSEL is unused.
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z5 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z4 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":35:26:35:32|Input MST_CLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z4 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z3 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":44:26:44:29|Input ACLK is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":45:25:45:32|Input sysReset is unused.
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z3 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_4s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_39s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_37s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_37s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 .......
@N: CL201 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_64s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 151MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z2 .......
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":33:2:33:7|Input M_CLK0 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":34:2:34:7|Input M_CLK1 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":35:2:35:7|Input M_CLK2 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":36:2:36:7|Input M_CLK3 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":37:2:37:7|Input M_CLK4 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":38:2:38:7|Input M_CLK5 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":39:2:39:7|Input M_CLK6 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":40:2:40:7|Input M_CLK7 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":41:2:41:7|Input M_CLK8 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":42:2:42:7|Input M_CLK9 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":43:2:43:8|Input M_CLK10 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":44:2:44:8|Input M_CLK11 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":45:2:45:8|Input M_CLK12 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":46:2:46:8|Input M_CLK13 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":47:2:47:8|Input M_CLK14 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":48:2:48:8|Input M_CLK15 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":50:2:50:7|Input S_CLK0 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":51:2:51:7|Input S_CLK1 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":52:2:52:7|Input S_CLK2 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":53:2:53:7|Input S_CLK3 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":54:2:54:7|Input S_CLK4 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":55:2:55:7|Input S_CLK5 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":56:2:56:7|Input S_CLK6 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":57:2:57:7|Input S_CLK7 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":60:2:60:7|Input S_CLK8 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":61:2:61:7|Input S_CLK9 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":62:2:62:8|Input S_CLK10 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":63:2:63:8|Input S_CLK11 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":64:2:64:8|Input S_CLK12 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":65:2:65:8|Input S_CLK13 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":66:2:66:8|Input S_CLK14 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":67:2:67:8|Input S_CLK15 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":68:2:68:8|Input S_CLK16 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":69:2:69:8|Input S_CLK17 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":70:2:70:8|Input S_CLK18 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":71:2:71:8|Input S_CLK19 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":72:2:72:8|Input S_CLK20 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":73:2:73:8|Input S_CLK21 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":74:2:74:8|Input S_CLK22 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":75:2:75:8|Input S_CLK23 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":76:2:76:8|Input S_CLK24 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":77:2:77:8|Input S_CLK25 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":78:2:78:8|Input S_CLK26 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":79:2:79:8|Input S_CLK27 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":80:2:80:8|Input S_CLK28 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":81:2:81:8|Input S_CLK29 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":82:2:82:8|Input S_CLK30 is unused.
@N: CL159 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v":83:2:83:8|Input S_CLK31 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synlog\axi_lite_tut_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z2 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z1 .......
@W: CL247 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":166:61:166:69|Input port bit 1 of SLAVE_BID[1:0] is unused

@W: CL247 :"C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v":188:63:188:71|Input port bit 1 of SLAVE_RID[1:0] is unused

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z1 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 151MB)
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 2 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 151MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesignCanvas\tutorial\synthesis\synwork\layer0.duruntime


