# DigitalCircuitsSynthesizer
This software converts RTL verilog file which describes the behavior of a desired digital circuit module into its corresponding netlist file.
