module program_counter(
    input clk,
    input rst,
    input fetch,
    output reg [4:0] pc
);
    always @(posedge clk) begin
        if (rst)
            pc <= 0;
        else if (fetch)
            pc <= pc + 1;
        else 
            pc <= pc;
    end
endmodule
