{
  "module_name": "habanalabs_accel.h",
  "hash_id": "b5e08cccf7130b3e74af7194533a92e7456555187a101541e1e2efee5d2e054d",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/habanalabs_accel.h",
  "human_readable_source": " \n\n#ifndef HABANALABS_H_\n#define HABANALABS_H_\n\n#include <linux/types.h>\n#include <linux/ioctl.h>\n\n \n#define GOYA_KMD_SRAM_RESERVED_SIZE_FROM_START\t\t0x8000\t \n#define GAUDI_DRIVER_SRAM_RESERVED_SIZE_FROM_START\t0x80\t \n\n \n#define GAUDI_FIRST_AVAILABLE_W_S_SYNC_OBJECT\t\t144\n\n \n#define GAUDI_FIRST_AVAILABLE_W_S_MONITOR\t\t72\n\n \n#define\tTS_MAX_ELEMENTS_NUM\t\t\t\t(1 << 20)  \n\n \n\nenum goya_queue_id {\n\tGOYA_QUEUE_ID_DMA_0 = 0,\n\tGOYA_QUEUE_ID_DMA_1 = 1,\n\tGOYA_QUEUE_ID_DMA_2 = 2,\n\tGOYA_QUEUE_ID_DMA_3 = 3,\n\tGOYA_QUEUE_ID_DMA_4 = 4,\n\tGOYA_QUEUE_ID_CPU_PQ = 5,\n\tGOYA_QUEUE_ID_MME = 6,\t \n\tGOYA_QUEUE_ID_TPC0 = 7,\n\tGOYA_QUEUE_ID_TPC1 = 8,\n\tGOYA_QUEUE_ID_TPC2 = 9,\n\tGOYA_QUEUE_ID_TPC3 = 10,\n\tGOYA_QUEUE_ID_TPC4 = 11,\n\tGOYA_QUEUE_ID_TPC5 = 12,\n\tGOYA_QUEUE_ID_TPC6 = 13,\n\tGOYA_QUEUE_ID_TPC7 = 14,\n\tGOYA_QUEUE_ID_SIZE\n};\n\n \n\nenum gaudi_queue_id {\n\tGAUDI_QUEUE_ID_DMA_0_0 = 0,\t \n\tGAUDI_QUEUE_ID_DMA_0_1 = 1,\t \n\tGAUDI_QUEUE_ID_DMA_0_2 = 2,\t \n\tGAUDI_QUEUE_ID_DMA_0_3 = 3,\t \n\tGAUDI_QUEUE_ID_DMA_1_0 = 4,\t \n\tGAUDI_QUEUE_ID_DMA_1_1 = 5,\t \n\tGAUDI_QUEUE_ID_DMA_1_2 = 6,\t \n\tGAUDI_QUEUE_ID_DMA_1_3 = 7,\t \n\tGAUDI_QUEUE_ID_CPU_PQ = 8,\t \n\tGAUDI_QUEUE_ID_DMA_2_0 = 9,\t \n\tGAUDI_QUEUE_ID_DMA_2_1 = 10,\t \n\tGAUDI_QUEUE_ID_DMA_2_2 = 11,\t \n\tGAUDI_QUEUE_ID_DMA_2_3 = 12,\t \n\tGAUDI_QUEUE_ID_DMA_3_0 = 13,\t \n\tGAUDI_QUEUE_ID_DMA_3_1 = 14,\t \n\tGAUDI_QUEUE_ID_DMA_3_2 = 15,\t \n\tGAUDI_QUEUE_ID_DMA_3_3 = 16,\t \n\tGAUDI_QUEUE_ID_DMA_4_0 = 17,\t \n\tGAUDI_QUEUE_ID_DMA_4_1 = 18,\t \n\tGAUDI_QUEUE_ID_DMA_4_2 = 19,\t \n\tGAUDI_QUEUE_ID_DMA_4_3 = 20,\t \n\tGAUDI_QUEUE_ID_DMA_5_0 = 21,\t \n\tGAUDI_QUEUE_ID_DMA_5_1 = 22,\t \n\tGAUDI_QUEUE_ID_DMA_5_2 = 23,\t \n\tGAUDI_QUEUE_ID_DMA_5_3 = 24,\t \n\tGAUDI_QUEUE_ID_DMA_6_0 = 25,\t \n\tGAUDI_QUEUE_ID_DMA_6_1 = 26,\t \n\tGAUDI_QUEUE_ID_DMA_6_2 = 27,\t \n\tGAUDI_QUEUE_ID_DMA_6_3 = 28,\t \n\tGAUDI_QUEUE_ID_DMA_7_0 = 29,\t \n\tGAUDI_QUEUE_ID_DMA_7_1 = 30,\t \n\tGAUDI_QUEUE_ID_DMA_7_2 = 31,\t \n\tGAUDI_QUEUE_ID_DMA_7_3 = 32,\t \n\tGAUDI_QUEUE_ID_MME_0_0 = 33,\t \n\tGAUDI_QUEUE_ID_MME_0_1 = 34,\t \n\tGAUDI_QUEUE_ID_MME_0_2 = 35,\t \n\tGAUDI_QUEUE_ID_MME_0_3 = 36,\t \n\tGAUDI_QUEUE_ID_MME_1_0 = 37,\t \n\tGAUDI_QUEUE_ID_MME_1_1 = 38,\t \n\tGAUDI_QUEUE_ID_MME_1_2 = 39,\t \n\tGAUDI_QUEUE_ID_MME_1_3 = 40,\t \n\tGAUDI_QUEUE_ID_TPC_0_0 = 41,\t \n\tGAUDI_QUEUE_ID_TPC_0_1 = 42,\t \n\tGAUDI_QUEUE_ID_TPC_0_2 = 43,\t \n\tGAUDI_QUEUE_ID_TPC_0_3 = 44,\t \n\tGAUDI_QUEUE_ID_TPC_1_0 = 45,\t \n\tGAUDI_QUEUE_ID_TPC_1_1 = 46,\t \n\tGAUDI_QUEUE_ID_TPC_1_2 = 47,\t \n\tGAUDI_QUEUE_ID_TPC_1_3 = 48,\t \n\tGAUDI_QUEUE_ID_TPC_2_0 = 49,\t \n\tGAUDI_QUEUE_ID_TPC_2_1 = 50,\t \n\tGAUDI_QUEUE_ID_TPC_2_2 = 51,\t \n\tGAUDI_QUEUE_ID_TPC_2_3 = 52,\t \n\tGAUDI_QUEUE_ID_TPC_3_0 = 53,\t \n\tGAUDI_QUEUE_ID_TPC_3_1 = 54,\t \n\tGAUDI_QUEUE_ID_TPC_3_2 = 55,\t \n\tGAUDI_QUEUE_ID_TPC_3_3 = 56,\t \n\tGAUDI_QUEUE_ID_TPC_4_0 = 57,\t \n\tGAUDI_QUEUE_ID_TPC_4_1 = 58,\t \n\tGAUDI_QUEUE_ID_TPC_4_2 = 59,\t \n\tGAUDI_QUEUE_ID_TPC_4_3 = 60,\t \n\tGAUDI_QUEUE_ID_TPC_5_0 = 61,\t \n\tGAUDI_QUEUE_ID_TPC_5_1 = 62,\t \n\tGAUDI_QUEUE_ID_TPC_5_2 = 63,\t \n\tGAUDI_QUEUE_ID_TPC_5_3 = 64,\t \n\tGAUDI_QUEUE_ID_TPC_6_0 = 65,\t \n\tGAUDI_QUEUE_ID_TPC_6_1 = 66,\t \n\tGAUDI_QUEUE_ID_TPC_6_2 = 67,\t \n\tGAUDI_QUEUE_ID_TPC_6_3 = 68,\t \n\tGAUDI_QUEUE_ID_TPC_7_0 = 69,\t \n\tGAUDI_QUEUE_ID_TPC_7_1 = 70,\t \n\tGAUDI_QUEUE_ID_TPC_7_2 = 71,\t \n\tGAUDI_QUEUE_ID_TPC_7_3 = 72,\t \n\tGAUDI_QUEUE_ID_NIC_0_0 = 73,\t \n\tGAUDI_QUEUE_ID_NIC_0_1 = 74,\t \n\tGAUDI_QUEUE_ID_NIC_0_2 = 75,\t \n\tGAUDI_QUEUE_ID_NIC_0_3 = 76,\t \n\tGAUDI_QUEUE_ID_NIC_1_0 = 77,\t \n\tGAUDI_QUEUE_ID_NIC_1_1 = 78,\t \n\tGAUDI_QUEUE_ID_NIC_1_2 = 79,\t \n\tGAUDI_QUEUE_ID_NIC_1_3 = 80,\t \n\tGAUDI_QUEUE_ID_NIC_2_0 = 81,\t \n\tGAUDI_QUEUE_ID_NIC_2_1 = 82,\t \n\tGAUDI_QUEUE_ID_NIC_2_2 = 83,\t \n\tGAUDI_QUEUE_ID_NIC_2_3 = 84,\t \n\tGAUDI_QUEUE_ID_NIC_3_0 = 85,\t \n\tGAUDI_QUEUE_ID_NIC_3_1 = 86,\t \n\tGAUDI_QUEUE_ID_NIC_3_2 = 87,\t \n\tGAUDI_QUEUE_ID_NIC_3_3 = 88,\t \n\tGAUDI_QUEUE_ID_NIC_4_0 = 89,\t \n\tGAUDI_QUEUE_ID_NIC_4_1 = 90,\t \n\tGAUDI_QUEUE_ID_NIC_4_2 = 91,\t \n\tGAUDI_QUEUE_ID_NIC_4_3 = 92,\t \n\tGAUDI_QUEUE_ID_NIC_5_0 = 93,\t \n\tGAUDI_QUEUE_ID_NIC_5_1 = 94,\t \n\tGAUDI_QUEUE_ID_NIC_5_2 = 95,\t \n\tGAUDI_QUEUE_ID_NIC_5_3 = 96,\t \n\tGAUDI_QUEUE_ID_NIC_6_0 = 97,\t \n\tGAUDI_QUEUE_ID_NIC_6_1 = 98,\t \n\tGAUDI_QUEUE_ID_NIC_6_2 = 99,\t \n\tGAUDI_QUEUE_ID_NIC_6_3 = 100,\t \n\tGAUDI_QUEUE_ID_NIC_7_0 = 101,\t \n\tGAUDI_QUEUE_ID_NIC_7_1 = 102,\t \n\tGAUDI_QUEUE_ID_NIC_7_2 = 103,\t \n\tGAUDI_QUEUE_ID_NIC_7_3 = 104,\t \n\tGAUDI_QUEUE_ID_NIC_8_0 = 105,\t \n\tGAUDI_QUEUE_ID_NIC_8_1 = 106,\t \n\tGAUDI_QUEUE_ID_NIC_8_2 = 107,\t \n\tGAUDI_QUEUE_ID_NIC_8_3 = 108,\t \n\tGAUDI_QUEUE_ID_NIC_9_0 = 109,\t \n\tGAUDI_QUEUE_ID_NIC_9_1 = 110,\t \n\tGAUDI_QUEUE_ID_NIC_9_2 = 111,\t \n\tGAUDI_QUEUE_ID_NIC_9_3 = 112,\t \n\tGAUDI_QUEUE_ID_SIZE\n};\n\n \n\nenum gaudi2_queue_id {\n\tGAUDI2_QUEUE_ID_PDMA_0_0 = 0,\n\tGAUDI2_QUEUE_ID_PDMA_0_1 = 1,\n\tGAUDI2_QUEUE_ID_PDMA_0_2 = 2,\n\tGAUDI2_QUEUE_ID_PDMA_0_3 = 3,\n\tGAUDI2_QUEUE_ID_PDMA_1_0 = 4,\n\tGAUDI2_QUEUE_ID_PDMA_1_1 = 5,\n\tGAUDI2_QUEUE_ID_PDMA_1_2 = 6,\n\tGAUDI2_QUEUE_ID_PDMA_1_3 = 7,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_0_0 = 8,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_0_1 = 9,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_0_2 = 10,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_0_3 = 11,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_1_0 = 12,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_1_1 = 13,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_1_2 = 14,\n\tGAUDI2_QUEUE_ID_DCORE0_EDMA_1_3 = 15,\n\tGAUDI2_QUEUE_ID_DCORE0_MME_0_0 = 16,\n\tGAUDI2_QUEUE_ID_DCORE0_MME_0_1 = 17,\n\tGAUDI2_QUEUE_ID_DCORE0_MME_0_2 = 18,\n\tGAUDI2_QUEUE_ID_DCORE0_MME_0_3 = 19,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_0_0 = 20,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_0_1 = 21,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_0_2 = 22,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_0_3 = 23,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_1_0 = 24,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_1_1 = 25,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_1_2 = 26,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_1_3 = 27,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_2_0 = 28,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_2_1 = 29,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_2_2 = 30,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_2_3 = 31,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_3_0 = 32,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_3_1 = 33,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_3_2 = 34,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_3_3 = 35,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_4_0 = 36,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_4_1 = 37,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_4_2 = 38,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_4_3 = 39,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_5_0 = 40,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_5_1 = 41,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_5_2 = 42,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_5_3 = 43,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_6_0 = 44,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_6_1 = 45,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_6_2 = 46,\n\tGAUDI2_QUEUE_ID_DCORE0_TPC_6_3 = 47,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_0_0 = 48,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_0_1 = 49,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_0_2 = 50,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_0_3 = 51,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_1_0 = 52,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_1_1 = 53,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_1_2 = 54,\n\tGAUDI2_QUEUE_ID_DCORE1_EDMA_1_3 = 55,\n\tGAUDI2_QUEUE_ID_DCORE1_MME_0_0 = 56,\n\tGAUDI2_QUEUE_ID_DCORE1_MME_0_1 = 57,\n\tGAUDI2_QUEUE_ID_DCORE1_MME_0_2 = 58,\n\tGAUDI2_QUEUE_ID_DCORE1_MME_0_3 = 59,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_0_0 = 60,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_0_1 = 61,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_0_2 = 62,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_0_3 = 63,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_1_0 = 64,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_1_1 = 65,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_1_2 = 66,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_1_3 = 67,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_2_0 = 68,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_2_1 = 69,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_2_2 = 70,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_2_3 = 71,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_3_0 = 72,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_3_1 = 73,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_3_2 = 74,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_3_3 = 75,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_4_0 = 76,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_4_1 = 77,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_4_2 = 78,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_4_3 = 79,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_5_0 = 80,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_5_1 = 81,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_5_2 = 82,\n\tGAUDI2_QUEUE_ID_DCORE1_TPC_5_3 = 83,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_0_0 = 84,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_0_1 = 85,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_0_2 = 86,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_0_3 = 87,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_1_0 = 88,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_1_1 = 89,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_1_2 = 90,\n\tGAUDI2_QUEUE_ID_DCORE2_EDMA_1_3 = 91,\n\tGAUDI2_QUEUE_ID_DCORE2_MME_0_0 = 92,\n\tGAUDI2_QUEUE_ID_DCORE2_MME_0_1 = 93,\n\tGAUDI2_QUEUE_ID_DCORE2_MME_0_2 = 94,\n\tGAUDI2_QUEUE_ID_DCORE2_MME_0_3 = 95,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_0_0 = 96,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_0_1 = 97,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_0_2 = 98,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_0_3 = 99,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_1_0 = 100,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_1_1 = 101,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_1_2 = 102,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_1_3 = 103,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_2_0 = 104,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_2_1 = 105,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_2_2 = 106,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_2_3 = 107,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_3_0 = 108,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_3_1 = 109,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_3_2 = 110,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_3_3 = 111,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_4_0 = 112,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_4_1 = 113,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_4_2 = 114,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_4_3 = 115,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_5_0 = 116,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_5_1 = 117,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_5_2 = 118,\n\tGAUDI2_QUEUE_ID_DCORE2_TPC_5_3 = 119,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_0_0 = 120,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_0_1 = 121,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_0_2 = 122,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_0_3 = 123,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_1_0 = 124,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_1_1 = 125,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_1_2 = 126,\n\tGAUDI2_QUEUE_ID_DCORE3_EDMA_1_3 = 127,\n\tGAUDI2_QUEUE_ID_DCORE3_MME_0_0 = 128,\n\tGAUDI2_QUEUE_ID_DCORE3_MME_0_1 = 129,\n\tGAUDI2_QUEUE_ID_DCORE3_MME_0_2 = 130,\n\tGAUDI2_QUEUE_ID_DCORE3_MME_0_3 = 131,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_0_0 = 132,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_0_1 = 133,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_0_2 = 134,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_0_3 = 135,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_1_0 = 136,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_1_1 = 137,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_1_2 = 138,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_1_3 = 139,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_2_0 = 140,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_2_1 = 141,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_2_2 = 142,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_2_3 = 143,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_3_0 = 144,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_3_1 = 145,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_3_2 = 146,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_3_3 = 147,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_4_0 = 148,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_4_1 = 149,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_4_2 = 150,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_4_3 = 151,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_5_0 = 152,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_5_1 = 153,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_5_2 = 154,\n\tGAUDI2_QUEUE_ID_DCORE3_TPC_5_3 = 155,\n\tGAUDI2_QUEUE_ID_NIC_0_0 = 156,\n\tGAUDI2_QUEUE_ID_NIC_0_1 = 157,\n\tGAUDI2_QUEUE_ID_NIC_0_2 = 158,\n\tGAUDI2_QUEUE_ID_NIC_0_3 = 159,\n\tGAUDI2_QUEUE_ID_NIC_1_0 = 160,\n\tGAUDI2_QUEUE_ID_NIC_1_1 = 161,\n\tGAUDI2_QUEUE_ID_NIC_1_2 = 162,\n\tGAUDI2_QUEUE_ID_NIC_1_3 = 163,\n\tGAUDI2_QUEUE_ID_NIC_2_0 = 164,\n\tGAUDI2_QUEUE_ID_NIC_2_1 = 165,\n\tGAUDI2_QUEUE_ID_NIC_2_2 = 166,\n\tGAUDI2_QUEUE_ID_NIC_2_3 = 167,\n\tGAUDI2_QUEUE_ID_NIC_3_0 = 168,\n\tGAUDI2_QUEUE_ID_NIC_3_1 = 169,\n\tGAUDI2_QUEUE_ID_NIC_3_2 = 170,\n\tGAUDI2_QUEUE_ID_NIC_3_3 = 171,\n\tGAUDI2_QUEUE_ID_NIC_4_0 = 172,\n\tGAUDI2_QUEUE_ID_NIC_4_1 = 173,\n\tGAUDI2_QUEUE_ID_NIC_4_2 = 174,\n\tGAUDI2_QUEUE_ID_NIC_4_3 = 175,\n\tGAUDI2_QUEUE_ID_NIC_5_0 = 176,\n\tGAUDI2_QUEUE_ID_NIC_5_1 = 177,\n\tGAUDI2_QUEUE_ID_NIC_5_2 = 178,\n\tGAUDI2_QUEUE_ID_NIC_5_3 = 179,\n\tGAUDI2_QUEUE_ID_NIC_6_0 = 180,\n\tGAUDI2_QUEUE_ID_NIC_6_1 = 181,\n\tGAUDI2_QUEUE_ID_NIC_6_2 = 182,\n\tGAUDI2_QUEUE_ID_NIC_6_3 = 183,\n\tGAUDI2_QUEUE_ID_NIC_7_0 = 184,\n\tGAUDI2_QUEUE_ID_NIC_7_1 = 185,\n\tGAUDI2_QUEUE_ID_NIC_7_2 = 186,\n\tGAUDI2_QUEUE_ID_NIC_7_3 = 187,\n\tGAUDI2_QUEUE_ID_NIC_8_0 = 188,\n\tGAUDI2_QUEUE_ID_NIC_8_1 = 189,\n\tGAUDI2_QUEUE_ID_NIC_8_2 = 190,\n\tGAUDI2_QUEUE_ID_NIC_8_3 = 191,\n\tGAUDI2_QUEUE_ID_NIC_9_0 = 192,\n\tGAUDI2_QUEUE_ID_NIC_9_1 = 193,\n\tGAUDI2_QUEUE_ID_NIC_9_2 = 194,\n\tGAUDI2_QUEUE_ID_NIC_9_3 = 195,\n\tGAUDI2_QUEUE_ID_NIC_10_0 = 196,\n\tGAUDI2_QUEUE_ID_NIC_10_1 = 197,\n\tGAUDI2_QUEUE_ID_NIC_10_2 = 198,\n\tGAUDI2_QUEUE_ID_NIC_10_3 = 199,\n\tGAUDI2_QUEUE_ID_NIC_11_0 = 200,\n\tGAUDI2_QUEUE_ID_NIC_11_1 = 201,\n\tGAUDI2_QUEUE_ID_NIC_11_2 = 202,\n\tGAUDI2_QUEUE_ID_NIC_11_3 = 203,\n\tGAUDI2_QUEUE_ID_NIC_12_0 = 204,\n\tGAUDI2_QUEUE_ID_NIC_12_1 = 205,\n\tGAUDI2_QUEUE_ID_NIC_12_2 = 206,\n\tGAUDI2_QUEUE_ID_NIC_12_3 = 207,\n\tGAUDI2_QUEUE_ID_NIC_13_0 = 208,\n\tGAUDI2_QUEUE_ID_NIC_13_1 = 209,\n\tGAUDI2_QUEUE_ID_NIC_13_2 = 210,\n\tGAUDI2_QUEUE_ID_NIC_13_3 = 211,\n\tGAUDI2_QUEUE_ID_NIC_14_0 = 212,\n\tGAUDI2_QUEUE_ID_NIC_14_1 = 213,\n\tGAUDI2_QUEUE_ID_NIC_14_2 = 214,\n\tGAUDI2_QUEUE_ID_NIC_14_3 = 215,\n\tGAUDI2_QUEUE_ID_NIC_15_0 = 216,\n\tGAUDI2_QUEUE_ID_NIC_15_1 = 217,\n\tGAUDI2_QUEUE_ID_NIC_15_2 = 218,\n\tGAUDI2_QUEUE_ID_NIC_15_3 = 219,\n\tGAUDI2_QUEUE_ID_NIC_16_0 = 220,\n\tGAUDI2_QUEUE_ID_NIC_16_1 = 221,\n\tGAUDI2_QUEUE_ID_NIC_16_2 = 222,\n\tGAUDI2_QUEUE_ID_NIC_16_3 = 223,\n\tGAUDI2_QUEUE_ID_NIC_17_0 = 224,\n\tGAUDI2_QUEUE_ID_NIC_17_1 = 225,\n\tGAUDI2_QUEUE_ID_NIC_17_2 = 226,\n\tGAUDI2_QUEUE_ID_NIC_17_3 = 227,\n\tGAUDI2_QUEUE_ID_NIC_18_0 = 228,\n\tGAUDI2_QUEUE_ID_NIC_18_1 = 229,\n\tGAUDI2_QUEUE_ID_NIC_18_2 = 230,\n\tGAUDI2_QUEUE_ID_NIC_18_3 = 231,\n\tGAUDI2_QUEUE_ID_NIC_19_0 = 232,\n\tGAUDI2_QUEUE_ID_NIC_19_1 = 233,\n\tGAUDI2_QUEUE_ID_NIC_19_2 = 234,\n\tGAUDI2_QUEUE_ID_NIC_19_3 = 235,\n\tGAUDI2_QUEUE_ID_NIC_20_0 = 236,\n\tGAUDI2_QUEUE_ID_NIC_20_1 = 237,\n\tGAUDI2_QUEUE_ID_NIC_20_2 = 238,\n\tGAUDI2_QUEUE_ID_NIC_20_3 = 239,\n\tGAUDI2_QUEUE_ID_NIC_21_0 = 240,\n\tGAUDI2_QUEUE_ID_NIC_21_1 = 241,\n\tGAUDI2_QUEUE_ID_NIC_21_2 = 242,\n\tGAUDI2_QUEUE_ID_NIC_21_3 = 243,\n\tGAUDI2_QUEUE_ID_NIC_22_0 = 244,\n\tGAUDI2_QUEUE_ID_NIC_22_1 = 245,\n\tGAUDI2_QUEUE_ID_NIC_22_2 = 246,\n\tGAUDI2_QUEUE_ID_NIC_22_3 = 247,\n\tGAUDI2_QUEUE_ID_NIC_23_0 = 248,\n\tGAUDI2_QUEUE_ID_NIC_23_1 = 249,\n\tGAUDI2_QUEUE_ID_NIC_23_2 = 250,\n\tGAUDI2_QUEUE_ID_NIC_23_3 = 251,\n\tGAUDI2_QUEUE_ID_ROT_0_0 = 252,\n\tGAUDI2_QUEUE_ID_ROT_0_1 = 253,\n\tGAUDI2_QUEUE_ID_ROT_0_2 = 254,\n\tGAUDI2_QUEUE_ID_ROT_0_3 = 255,\n\tGAUDI2_QUEUE_ID_ROT_1_0 = 256,\n\tGAUDI2_QUEUE_ID_ROT_1_1 = 257,\n\tGAUDI2_QUEUE_ID_ROT_1_2 = 258,\n\tGAUDI2_QUEUE_ID_ROT_1_3 = 259,\n\tGAUDI2_QUEUE_ID_CPU_PQ = 260,\n\tGAUDI2_QUEUE_ID_SIZE\n};\n\n \n\nenum goya_engine_id {\n\tGOYA_ENGINE_ID_DMA_0 = 0,\n\tGOYA_ENGINE_ID_DMA_1,\n\tGOYA_ENGINE_ID_DMA_2,\n\tGOYA_ENGINE_ID_DMA_3,\n\tGOYA_ENGINE_ID_DMA_4,\n\tGOYA_ENGINE_ID_MME_0,\n\tGOYA_ENGINE_ID_TPC_0,\n\tGOYA_ENGINE_ID_TPC_1,\n\tGOYA_ENGINE_ID_TPC_2,\n\tGOYA_ENGINE_ID_TPC_3,\n\tGOYA_ENGINE_ID_TPC_4,\n\tGOYA_ENGINE_ID_TPC_5,\n\tGOYA_ENGINE_ID_TPC_6,\n\tGOYA_ENGINE_ID_TPC_7,\n\tGOYA_ENGINE_ID_SIZE\n};\n\nenum gaudi_engine_id {\n\tGAUDI_ENGINE_ID_DMA_0 = 0,\n\tGAUDI_ENGINE_ID_DMA_1,\n\tGAUDI_ENGINE_ID_DMA_2,\n\tGAUDI_ENGINE_ID_DMA_3,\n\tGAUDI_ENGINE_ID_DMA_4,\n\tGAUDI_ENGINE_ID_DMA_5,\n\tGAUDI_ENGINE_ID_DMA_6,\n\tGAUDI_ENGINE_ID_DMA_7,\n\tGAUDI_ENGINE_ID_MME_0,\n\tGAUDI_ENGINE_ID_MME_1,\n\tGAUDI_ENGINE_ID_MME_2,\n\tGAUDI_ENGINE_ID_MME_3,\n\tGAUDI_ENGINE_ID_TPC_0,\n\tGAUDI_ENGINE_ID_TPC_1,\n\tGAUDI_ENGINE_ID_TPC_2,\n\tGAUDI_ENGINE_ID_TPC_3,\n\tGAUDI_ENGINE_ID_TPC_4,\n\tGAUDI_ENGINE_ID_TPC_5,\n\tGAUDI_ENGINE_ID_TPC_6,\n\tGAUDI_ENGINE_ID_TPC_7,\n\tGAUDI_ENGINE_ID_NIC_0,\n\tGAUDI_ENGINE_ID_NIC_1,\n\tGAUDI_ENGINE_ID_NIC_2,\n\tGAUDI_ENGINE_ID_NIC_3,\n\tGAUDI_ENGINE_ID_NIC_4,\n\tGAUDI_ENGINE_ID_NIC_5,\n\tGAUDI_ENGINE_ID_NIC_6,\n\tGAUDI_ENGINE_ID_NIC_7,\n\tGAUDI_ENGINE_ID_NIC_8,\n\tGAUDI_ENGINE_ID_NIC_9,\n\tGAUDI_ENGINE_ID_SIZE\n};\n\nenum gaudi2_engine_id {\n\tGAUDI2_DCORE0_ENGINE_ID_EDMA_0 = 0,\n\tGAUDI2_DCORE0_ENGINE_ID_EDMA_1,\n\tGAUDI2_DCORE0_ENGINE_ID_MME,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_0,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_1,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_2,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_3,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_4,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_5,\n\tGAUDI2_DCORE0_ENGINE_ID_DEC_0,\n\tGAUDI2_DCORE0_ENGINE_ID_DEC_1,\n\tGAUDI2_DCORE1_ENGINE_ID_EDMA_0,\n\tGAUDI2_DCORE1_ENGINE_ID_EDMA_1,\n\tGAUDI2_DCORE1_ENGINE_ID_MME,\n\tGAUDI2_DCORE1_ENGINE_ID_TPC_0,\n\tGAUDI2_DCORE1_ENGINE_ID_TPC_1,\n\tGAUDI2_DCORE1_ENGINE_ID_TPC_2,\n\tGAUDI2_DCORE1_ENGINE_ID_TPC_3,\n\tGAUDI2_DCORE1_ENGINE_ID_TPC_4,\n\tGAUDI2_DCORE1_ENGINE_ID_TPC_5,\n\tGAUDI2_DCORE1_ENGINE_ID_DEC_0,\n\tGAUDI2_DCORE1_ENGINE_ID_DEC_1,\n\tGAUDI2_DCORE2_ENGINE_ID_EDMA_0,\n\tGAUDI2_DCORE2_ENGINE_ID_EDMA_1,\n\tGAUDI2_DCORE2_ENGINE_ID_MME,\n\tGAUDI2_DCORE2_ENGINE_ID_TPC_0,\n\tGAUDI2_DCORE2_ENGINE_ID_TPC_1,\n\tGAUDI2_DCORE2_ENGINE_ID_TPC_2,\n\tGAUDI2_DCORE2_ENGINE_ID_TPC_3,\n\tGAUDI2_DCORE2_ENGINE_ID_TPC_4,\n\tGAUDI2_DCORE2_ENGINE_ID_TPC_5,\n\tGAUDI2_DCORE2_ENGINE_ID_DEC_0,\n\tGAUDI2_DCORE2_ENGINE_ID_DEC_1,\n\tGAUDI2_DCORE3_ENGINE_ID_EDMA_0,\n\tGAUDI2_DCORE3_ENGINE_ID_EDMA_1,\n\tGAUDI2_DCORE3_ENGINE_ID_MME,\n\tGAUDI2_DCORE3_ENGINE_ID_TPC_0,\n\tGAUDI2_DCORE3_ENGINE_ID_TPC_1,\n\tGAUDI2_DCORE3_ENGINE_ID_TPC_2,\n\tGAUDI2_DCORE3_ENGINE_ID_TPC_3,\n\tGAUDI2_DCORE3_ENGINE_ID_TPC_4,\n\tGAUDI2_DCORE3_ENGINE_ID_TPC_5,\n\tGAUDI2_DCORE3_ENGINE_ID_DEC_0,\n\tGAUDI2_DCORE3_ENGINE_ID_DEC_1,\n\tGAUDI2_DCORE0_ENGINE_ID_TPC_6,\n\tGAUDI2_ENGINE_ID_PDMA_0,\n\tGAUDI2_ENGINE_ID_PDMA_1,\n\tGAUDI2_ENGINE_ID_ROT_0,\n\tGAUDI2_ENGINE_ID_ROT_1,\n\tGAUDI2_PCIE_ENGINE_ID_DEC_0,\n\tGAUDI2_PCIE_ENGINE_ID_DEC_1,\n\tGAUDI2_ENGINE_ID_NIC0_0,\n\tGAUDI2_ENGINE_ID_NIC0_1,\n\tGAUDI2_ENGINE_ID_NIC1_0,\n\tGAUDI2_ENGINE_ID_NIC1_1,\n\tGAUDI2_ENGINE_ID_NIC2_0,\n\tGAUDI2_ENGINE_ID_NIC2_1,\n\tGAUDI2_ENGINE_ID_NIC3_0,\n\tGAUDI2_ENGINE_ID_NIC3_1,\n\tGAUDI2_ENGINE_ID_NIC4_0,\n\tGAUDI2_ENGINE_ID_NIC4_1,\n\tGAUDI2_ENGINE_ID_NIC5_0,\n\tGAUDI2_ENGINE_ID_NIC5_1,\n\tGAUDI2_ENGINE_ID_NIC6_0,\n\tGAUDI2_ENGINE_ID_NIC6_1,\n\tGAUDI2_ENGINE_ID_NIC7_0,\n\tGAUDI2_ENGINE_ID_NIC7_1,\n\tGAUDI2_ENGINE_ID_NIC8_0,\n\tGAUDI2_ENGINE_ID_NIC8_1,\n\tGAUDI2_ENGINE_ID_NIC9_0,\n\tGAUDI2_ENGINE_ID_NIC9_1,\n\tGAUDI2_ENGINE_ID_NIC10_0,\n\tGAUDI2_ENGINE_ID_NIC10_1,\n\tGAUDI2_ENGINE_ID_NIC11_0,\n\tGAUDI2_ENGINE_ID_NIC11_1,\n\tGAUDI2_ENGINE_ID_PCIE,\n\tGAUDI2_ENGINE_ID_PSOC,\n\tGAUDI2_ENGINE_ID_ARC_FARM,\n\tGAUDI2_ENGINE_ID_KDMA,\n\tGAUDI2_ENGINE_ID_SIZE\n};\n\n \n\nenum hl_goya_pll_index {\n\tHL_GOYA_CPU_PLL = 0,\n\tHL_GOYA_IC_PLL,\n\tHL_GOYA_MC_PLL,\n\tHL_GOYA_MME_PLL,\n\tHL_GOYA_PCI_PLL,\n\tHL_GOYA_EMMC_PLL,\n\tHL_GOYA_TPC_PLL,\n\tHL_GOYA_PLL_MAX\n};\n\nenum hl_gaudi_pll_index {\n\tHL_GAUDI_CPU_PLL = 0,\n\tHL_GAUDI_PCI_PLL,\n\tHL_GAUDI_SRAM_PLL,\n\tHL_GAUDI_HBM_PLL,\n\tHL_GAUDI_NIC_PLL,\n\tHL_GAUDI_DMA_PLL,\n\tHL_GAUDI_MESH_PLL,\n\tHL_GAUDI_MME_PLL,\n\tHL_GAUDI_TPC_PLL,\n\tHL_GAUDI_IF_PLL,\n\tHL_GAUDI_PLL_MAX\n};\n\nenum hl_gaudi2_pll_index {\n\tHL_GAUDI2_CPU_PLL = 0,\n\tHL_GAUDI2_PCI_PLL,\n\tHL_GAUDI2_SRAM_PLL,\n\tHL_GAUDI2_HBM_PLL,\n\tHL_GAUDI2_NIC_PLL,\n\tHL_GAUDI2_DMA_PLL,\n\tHL_GAUDI2_MESH_PLL,\n\tHL_GAUDI2_MME_PLL,\n\tHL_GAUDI2_TPC_PLL,\n\tHL_GAUDI2_IF_PLL,\n\tHL_GAUDI2_VID_PLL,\n\tHL_GAUDI2_MSS_PLL,\n\tHL_GAUDI2_PLL_MAX\n};\n\n \nenum hl_goya_dma_direction {\n\tHL_DMA_HOST_TO_DRAM,\n\tHL_DMA_HOST_TO_SRAM,\n\tHL_DMA_DRAM_TO_SRAM,\n\tHL_DMA_SRAM_TO_DRAM,\n\tHL_DMA_SRAM_TO_HOST,\n\tHL_DMA_DRAM_TO_HOST,\n\tHL_DMA_DRAM_TO_DRAM,\n\tHL_DMA_SRAM_TO_SRAM,\n\tHL_DMA_ENUM_MAX\n};\n\n \nenum hl_device_status {\n\tHL_DEVICE_STATUS_OPERATIONAL,\n\tHL_DEVICE_STATUS_IN_RESET,\n\tHL_DEVICE_STATUS_MALFUNCTION,\n\tHL_DEVICE_STATUS_NEEDS_RESET,\n\tHL_DEVICE_STATUS_IN_DEVICE_CREATION,\n\tHL_DEVICE_STATUS_IN_RESET_AFTER_DEVICE_RELEASE,\n\tHL_DEVICE_STATUS_LAST = HL_DEVICE_STATUS_IN_RESET_AFTER_DEVICE_RELEASE\n};\n\nenum hl_server_type {\n\tHL_SERVER_TYPE_UNKNOWN = 0,\n\tHL_SERVER_GAUDI_HLS1 = 1,\n\tHL_SERVER_GAUDI_HLS1H = 2,\n\tHL_SERVER_GAUDI_TYPE1 = 3,\n\tHL_SERVER_GAUDI_TYPE2 = 4,\n\tHL_SERVER_GAUDI2_HLS2 = 5,\n\tHL_SERVER_GAUDI2_TYPE1 = 7\n};\n\n \n#define HL_NOTIFIER_EVENT_TPC_ASSERT\t\t(1ULL << 0)\n#define HL_NOTIFIER_EVENT_UNDEFINED_OPCODE\t(1ULL << 1)\n#define HL_NOTIFIER_EVENT_DEVICE_RESET\t\t(1ULL << 2)\n#define HL_NOTIFIER_EVENT_CS_TIMEOUT\t\t(1ULL << 3)\n#define HL_NOTIFIER_EVENT_DEVICE_UNAVAILABLE\t(1ULL << 4)\n#define HL_NOTIFIER_EVENT_USER_ENGINE_ERR\t(1ULL << 5)\n#define HL_NOTIFIER_EVENT_GENERAL_HW_ERR\t(1ULL << 6)\n#define HL_NOTIFIER_EVENT_RAZWI\t\t\t(1ULL << 7)\n#define HL_NOTIFIER_EVENT_PAGE_FAULT\t\t(1ULL << 8)\n#define HL_NOTIFIER_EVENT_CRITICL_HW_ERR\t(1ULL << 9)\n#define HL_NOTIFIER_EVENT_CRITICL_FW_ERR\t(1ULL << 10)\n\n \n#define HL_INFO_HW_IP_INFO\t\t\t0\n#define HL_INFO_HW_EVENTS\t\t\t1\n#define HL_INFO_DRAM_USAGE\t\t\t2\n#define HL_INFO_HW_IDLE\t\t\t\t3\n#define HL_INFO_DEVICE_STATUS\t\t\t4\n#define HL_INFO_DEVICE_UTILIZATION\t\t6\n#define HL_INFO_HW_EVENTS_AGGREGATE\t\t7\n#define HL_INFO_CLK_RATE\t\t\t8\n#define HL_INFO_RESET_COUNT\t\t\t9\n#define HL_INFO_TIME_SYNC\t\t\t10\n#define HL_INFO_CS_COUNTERS\t\t\t11\n#define HL_INFO_PCI_COUNTERS\t\t\t12\n#define HL_INFO_CLK_THROTTLE_REASON\t\t13\n#define HL_INFO_SYNC_MANAGER\t\t\t14\n#define HL_INFO_TOTAL_ENERGY\t\t\t15\n#define HL_INFO_PLL_FREQUENCY\t\t\t16\n#define HL_INFO_POWER\t\t\t\t17\n#define HL_INFO_OPEN_STATS\t\t\t18\n#define HL_INFO_DRAM_REPLACED_ROWS\t\t21\n#define HL_INFO_DRAM_PENDING_ROWS\t\t22\n#define HL_INFO_LAST_ERR_OPEN_DEV_TIME\t\t23\n#define HL_INFO_CS_TIMEOUT_EVENT\t\t24\n#define HL_INFO_RAZWI_EVENT\t\t\t25\n#define HL_INFO_DEV_MEM_ALLOC_PAGE_SIZES\t26\n#define HL_INFO_SECURED_ATTESTATION\t\t27\n#define HL_INFO_REGISTER_EVENTFD\t\t28\n#define HL_INFO_UNREGISTER_EVENTFD\t\t29\n#define HL_INFO_GET_EVENTS\t\t\t30\n#define HL_INFO_UNDEFINED_OPCODE_EVENT\t\t31\n#define HL_INFO_ENGINE_STATUS\t\t\t32\n#define HL_INFO_PAGE_FAULT_EVENT\t\t33\n#define HL_INFO_USER_MAPPINGS\t\t\t34\n#define HL_INFO_FW_GENERIC_REQ\t\t\t35\n#define HL_INFO_HW_ERR_EVENT\t\t\t36\n#define HL_INFO_FW_ERR_EVENT\t\t\t37\n\n#define HL_INFO_VERSION_MAX_LEN\t\t\t128\n#define HL_INFO_CARD_NAME_MAX_LEN\t\t16\n\n \n#define HL_ENGINES_DATA_MAX_SIZE\tSZ_1M\n\n \nstruct hl_info_hw_ip_info {\n\t__u64 sram_base_address;\n\t__u64 dram_base_address;\n\t__u64 dram_size;\n\t__u32 sram_size;\n\t__u32 num_of_events;\n\t__u32 device_id;\n\t__u32 module_id;\n\t__u32 decoder_enabled_mask;\n\t__u16 first_available_interrupt_id;\n\t__u16 server_type;\n\t__u32 cpld_version;\n\t__u32 psoc_pci_pll_nr;\n\t__u32 psoc_pci_pll_nf;\n\t__u32 psoc_pci_pll_od;\n\t__u32 psoc_pci_pll_div_factor;\n\t__u8 tpc_enabled_mask;\n\t__u8 dram_enabled;\n\t__u8 security_enabled;\n\t__u8 mme_master_slave_mode;\n\t__u8 cpucp_version[HL_INFO_VERSION_MAX_LEN];\n\t__u8 card_name[HL_INFO_CARD_NAME_MAX_LEN];\n\t__u64 tpc_enabled_mask_ext;\n\t__u64 dram_page_size;\n\t__u32 edma_enabled_mask;\n\t__u16 number_of_user_interrupts;\n\t__u8 reserved1;\n\t__u8 reserved2;\n\t__u64 reserved3;\n\t__u64 device_mem_alloc_default_page_size;\n\t__u64 reserved4;\n\t__u64 reserved5;\n\t__u32 reserved6;\n\t__u8 reserved7;\n\t__u8 revision_id;\n\t__u16 tpc_interrupt_id;\n\t__u32 rotator_enabled_mask;\n\t__u32 reserved9;\n\t__u64 engine_core_interrupt_reg_addr;\n\t__u64 reserved_dram_size;\n};\n\nstruct hl_info_dram_usage {\n\t__u64 dram_free_mem;\n\t__u64 ctx_dram_mem;\n};\n\n#define HL_BUSY_ENGINES_MASK_EXT_SIZE\t4\n\nstruct hl_info_hw_idle {\n\t__u32 is_idle;\n\t \n\t__u32 busy_engines_mask;\n\n\t \n\t__u64 busy_engines_mask_ext[HL_BUSY_ENGINES_MASK_EXT_SIZE];\n};\n\nstruct hl_info_device_status {\n\t__u32 status;\n\t__u32 pad;\n};\n\nstruct hl_info_device_utilization {\n\t__u32 utilization;\n\t__u32 pad;\n};\n\nstruct hl_info_clk_rate {\n\t__u32 cur_clk_rate_mhz;\n\t__u32 max_clk_rate_mhz;\n};\n\nstruct hl_info_reset_count {\n\t__u32 hard_reset_cnt;\n\t__u32 soft_reset_cnt;\n};\n\nstruct hl_info_time_sync {\n\t__u64 device_time;\n\t__u64 host_time;\n};\n\n \nstruct hl_info_pci_counters {\n\t__u64 rx_throughput;\n\t__u64 tx_throughput;\n\t__u64 replay_cnt;\n};\n\nenum hl_clk_throttling_type {\n\tHL_CLK_THROTTLE_TYPE_POWER,\n\tHL_CLK_THROTTLE_TYPE_THERMAL,\n\tHL_CLK_THROTTLE_TYPE_MAX\n};\n\n \n#define HL_CLK_THROTTLE_POWER\t\t(1 << HL_CLK_THROTTLE_TYPE_POWER)\n#define HL_CLK_THROTTLE_THERMAL\t\t(1 << HL_CLK_THROTTLE_TYPE_THERMAL)\n\n \nstruct hl_info_clk_throttle {\n\t__u32 clk_throttling_reason;\n\t__u32 pad;\n\t__u64 clk_throttling_timestamp_us[HL_CLK_THROTTLE_TYPE_MAX];\n\t__u64 clk_throttling_duration_ns[HL_CLK_THROTTLE_TYPE_MAX];\n};\n\n \nstruct hl_info_energy {\n\t__u64 total_energy_consumption;\n};\n\n#define HL_PLL_NUM_OUTPUTS 4\n\nstruct hl_pll_frequency_info {\n\t__u16 output[HL_PLL_NUM_OUTPUTS];\n};\n\n \nstruct hl_open_stats_info {\n\t__u64 open_counter;\n\t__u64 last_open_period_ms;\n\t__u8 is_compute_ctx_active;\n\t__u8 compute_ctx_in_release;\n\t__u8 pad[6];\n};\n\n \nstruct hl_power_info {\n\t__u64 power;\n};\n\n \nstruct hl_info_sync_manager {\n\t__u32 first_available_sync_object;\n\t__u32 first_available_monitor;\n\t__u32 first_available_cq;\n\t__u32 reserved;\n};\n\n \nstruct hl_info_cs_counters {\n\t__u64 total_out_of_mem_drop_cnt;\n\t__u64 ctx_out_of_mem_drop_cnt;\n\t__u64 total_parsing_drop_cnt;\n\t__u64 ctx_parsing_drop_cnt;\n\t__u64 total_queue_full_drop_cnt;\n\t__u64 ctx_queue_full_drop_cnt;\n\t__u64 total_device_in_reset_drop_cnt;\n\t__u64 ctx_device_in_reset_drop_cnt;\n\t__u64 total_max_cs_in_flight_drop_cnt;\n\t__u64 ctx_max_cs_in_flight_drop_cnt;\n\t__u64 total_validation_drop_cnt;\n\t__u64 ctx_validation_drop_cnt;\n};\n\n \nstruct hl_info_last_err_open_dev_time {\n\t__s64 timestamp;\n};\n\n \nstruct hl_info_cs_timeout_event {\n\t__s64 timestamp;\n\t__u64 seq;\n};\n\n#define HL_RAZWI_NA_ENG_ID U16_MAX\n#define HL_RAZWI_MAX_NUM_OF_ENGINES_PER_RTR 128\n#define HL_RAZWI_READ\t\tBIT(0)\n#define HL_RAZWI_WRITE\t\tBIT(1)\n#define HL_RAZWI_LBW\t\tBIT(2)\n#define HL_RAZWI_HBW\t\tBIT(3)\n#define HL_RAZWI_RR\t\tBIT(4)\n#define HL_RAZWI_ADDR_DEC\tBIT(5)\n\n \nstruct hl_info_razwi_event {\n\t__s64 timestamp;\n\t__u64 addr;\n\t__u16 engine_id[HL_RAZWI_MAX_NUM_OF_ENGINES_PER_RTR];\n\t__u16 num_of_possible_engines;\n\t__u8 flags;\n\t__u8 pad[5];\n};\n\n#define MAX_QMAN_STREAMS_INFO\t\t4\n#define OPCODE_INFO_MAX_ADDR_SIZE\t8\n \nstruct hl_info_undefined_opcode_event {\n\t__s64 timestamp;\n\t__u64 cb_addr_streams[MAX_QMAN_STREAMS_INFO][OPCODE_INFO_MAX_ADDR_SIZE];\n\t__u64 cq_addr;\n\t__u32 cq_size;\n\t__u32 cb_addr_streams_len;\n\t__u32 engine_id;\n\t__u32 stream_id;\n};\n\n \nstruct hl_info_hw_err_event {\n\t__s64 timestamp;\n\t__u16 event_id;\n\t__u16 pad[3];\n};\n\n \nenum hl_info_fw_err_type {\n\tHL_INFO_FW_HEARTBEAT_ERR,\n\tHL_INFO_FW_REPORTED_ERR,\n};\n\n \nstruct hl_info_fw_err_event {\n\t__s64 timestamp;\n\t__u16 err_type;\n\t__u16 event_id;\n\t__u32 pad;\n};\n\n \nstruct hl_info_dev_memalloc_page_sizes {\n\t__u64 page_order_bitmask;\n};\n\n#define SEC_PCR_DATA_BUF_SZ\t256\n#define SEC_PCR_QUOTE_BUF_SZ\t510\t \n#define SEC_SIGNATURE_BUF_SZ\t255\t \n#define SEC_PUB_DATA_BUF_SZ\t510\t \n#define SEC_CERTIFICATE_BUF_SZ\t2046\t \n\n \nstruct hl_info_sec_attest {\n\t__u32 nonce;\n\t__u16 pcr_quote_len;\n\t__u16 pub_data_len;\n\t__u16 certificate_len;\n\t__u8 pcr_num_reg;\n\t__u8 pcr_reg_len;\n\t__u8 quote_sig_len;\n\t__u8 pcr_data[SEC_PCR_DATA_BUF_SZ];\n\t__u8 pcr_quote[SEC_PCR_QUOTE_BUF_SZ];\n\t__u8 quote_sig[SEC_SIGNATURE_BUF_SZ];\n\t__u8 public_data[SEC_PUB_DATA_BUF_SZ];\n\t__u8 certificate[SEC_CERTIFICATE_BUF_SZ];\n\t__u8 pad0[2];\n};\n\n \nstruct hl_page_fault_info {\n\t__s64 timestamp;\n\t__u64 addr;\n\t__u16 engine_id;\n\t__u8 pad[6];\n};\n\n \nstruct hl_user_mapping {\n\t__u64 dev_va;\n\t__u64 size;\n};\n\nenum gaudi_dcores {\n\tHL_GAUDI_WS_DCORE,\n\tHL_GAUDI_WN_DCORE,\n\tHL_GAUDI_EN_DCORE,\n\tHL_GAUDI_ES_DCORE\n};\n\n \nstruct hl_info_args {\n\t__u64 return_pointer;\n\t__u32 return_size;\n\t__u32 op;\n\n\tunion {\n\t\t__u32 dcore_id;\n\t\t__u32 ctx_id;\n\t\t__u32 period_ms;\n\t\t__u32 pll_index;\n\t\t__u32 eventfd;\n\t\t__u32 user_buffer_actual_size;\n\t\t__u32 sec_attest_nonce;\n\t\t__u32 array_size;\n\t\t__u32 fw_sub_opcode;\n\t};\n\n\t__u32 pad;\n};\n\n \n#define HL_CB_OP_CREATE\t\t0\n \n#define HL_CB_OP_DESTROY\t1\n \n#define HL_CB_OP_INFO\t\t2\n\n \n#define HL_MAX_CB_SIZE\t\t(0x200000 - 32)\n\n \n#define HL_CB_FLAGS_MAP\t\t\t0x1\n\n \n#define HL_CB_FLAGS_GET_DEVICE_VA\t0x2\n\nstruct hl_cb_in {\n\t \n\t__u64 cb_handle;\n\t \n\t__u32 op;\n\n\t \n\t__u32 cb_size;\n\n\t \n\t__u32 ctx_id;\n\t \n\t__u32 flags;\n};\n\nstruct hl_cb_out {\n\tunion {\n\t\t \n\t\t__u64 cb_handle;\n\n\t\tunion {\n\t\t\t \n\t\t\tstruct {\n\t\t\t\t \n\t\t\t\t__u32 usage_cnt;\n\t\t\t\t__u32 pad;\n\t\t\t};\n\n\t\t\t \n\t\t\t__u64 device_va;\n\t\t};\n\t};\n};\n\nunion hl_cb_args {\n\tstruct hl_cb_in in;\n\tstruct hl_cb_out out;\n};\n\n \n#define HL_CS_CHUNK_FLAGS_USER_ALLOC_CB 0x1\n\n \nstruct hl_cs_chunk {\n\tunion {\n\t\t \n\t\t__u64 cb_handle;\n\n\t\t \n\t\t__u64 signal_seq_arr;\n\n\t\t \n\t\t__u64 encaps_signal_seq;\n\t};\n\n\t \n\t__u32 queue_index;\n\n\tunion {\n\t\t \n\t\t__u32 cb_size;\n\n\t\t \n\t\t__u32 num_signal_seq_arr;\n\n\t\t \n\t\t__u32 encaps_signal_offset;\n\t};\n\n\t \n\t__u32 cs_chunk_flags;\n\n\t \n\t__u32 collective_engine_id;\n\n\t \n\t__u32 pad[10];\n};\n\n \n#define HL_CS_FLAGS_FORCE_RESTORE\t\t0x1\n#define HL_CS_FLAGS_SIGNAL\t\t\t0x2\n#define HL_CS_FLAGS_WAIT\t\t\t0x4\n#define HL_CS_FLAGS_COLLECTIVE_WAIT\t\t0x8\n\n#define HL_CS_FLAGS_TIMESTAMP\t\t\t0x20\n#define HL_CS_FLAGS_STAGED_SUBMISSION\t\t0x40\n#define HL_CS_FLAGS_STAGED_SUBMISSION_FIRST\t0x80\n#define HL_CS_FLAGS_STAGED_SUBMISSION_LAST\t0x100\n#define HL_CS_FLAGS_CUSTOM_TIMEOUT\t\t0x200\n#define HL_CS_FLAGS_SKIP_RESET_ON_TIMEOUT\t0x400\n\n \n#define HL_CS_FLAGS_ENCAP_SIGNALS\t\t0x800\n#define HL_CS_FLAGS_RESERVE_SIGNALS_ONLY\t0x1000\n#define HL_CS_FLAGS_UNRESERVE_SIGNALS_ONLY\t0x2000\n\n \n#define HL_CS_FLAGS_ENGINE_CORE_COMMAND\t\t0x4000\n\n \n#define HL_CS_FLAGS_FLUSH_PCI_HBW_WRITES\t0x8000\n\n \n#define HL_CS_FLAGS_ENGINES_COMMAND\t\t0x10000\n\n#define HL_CS_STATUS_SUCCESS\t\t0\n\n#define HL_MAX_JOBS_PER_CS\t\t512\n\n \nenum hl_engine_command {\n\tHL_ENGINE_CORE_HALT = 1,\n\tHL_ENGINE_CORE_RUN = 2,\n\tHL_ENGINE_STALL = 3,\n\tHL_ENGINE_RESUME = 4,\n\tHL_ENGINE_COMMAND_MAX\n};\n\nstruct hl_cs_in {\n\n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\t__u64 chunks_restore;\n\n\t\t\t \n\t\t\t__u64 chunks_execute;\n\t\t};\n\n\t\t \n\t\tstruct {\n\t\t\t \n\t\t\t__u64 engine_cores;\n\n\t\t\t \n\t\t\t__u32 num_engine_cores;\n\n\t\t\t \n\t\t\t__u32 core_command;\n\t\t};\n\n\t\t \n\t\tstruct {\n\t\t\t \n\t\t\t__u64 engines;\n\n\t\t\t \n\t\t\t__u32 num_engines;\n\n\t\t\t \n\t\t\t__u32 engine_command;\n\t\t};\n\t};\n\n\tunion {\n\t\t \n\t\t__u64 seq;\n\n\t\t \n\t\t__u32 encaps_sig_handle_id;\n\n\t\t \n\t\tstruct {\n\t\t\t \n\t\t\t__u32 encaps_signals_count;\n\n\t\t\t \n\t\t\t__u32 encaps_signals_q_idx;\n\t\t};\n\t};\n\n\t \n\t__u32 num_chunks_restore;\n\n\t \n\t__u32 num_chunks_execute;\n\n\t \n\t__u32 timeout;\n\n\t \n\t__u32 cs_flags;\n\n\t \n\t__u32 ctx_id;\n\t__u8 pad[4];\n};\n\nstruct hl_cs_out {\n\tunion {\n\t\t \n\t\t__u64 seq;\n\n\t\t \n\t\tstruct {\n\t\t\t \n\t\t\t__u32 handle_id;\n\n\t\t\t \n\t\t\t__u32 count;\n\t\t};\n\t};\n\n\t \n\t__u32 status;\n\n\t \n\t__u32 sob_base_addr_offset;\n\n\t \n\t__u16 sob_count_before_submission;\n\t__u16 pad[3];\n};\n\nunion hl_cs_args {\n\tstruct hl_cs_in in;\n\tstruct hl_cs_out out;\n};\n\n#define HL_WAIT_CS_FLAGS_INTERRUPT\t\t0x2\n#define HL_WAIT_CS_FLAGS_INTERRUPT_MASK\t\t0xFFF00000\n#define HL_WAIT_CS_FLAGS_ANY_CQ_INTERRUPT\t0xFFF00000\n#define HL_WAIT_CS_FLAGS_ANY_DEC_INTERRUPT\t0xFFE00000\n#define HL_WAIT_CS_FLAGS_MULTI_CS\t\t0x4\n#define HL_WAIT_CS_FLAGS_INTERRUPT_KERNEL_CQ\t0x10\n#define HL_WAIT_CS_FLAGS_REGISTER_INTERRUPT\t0x20\n\n#define HL_WAIT_MULTI_CS_LIST_MAX_LEN\t32\n\nstruct hl_wait_cs_in {\n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\t__u64 seq;\n\t\t\t \n\t\t\t__u64 timeout_us;\n\t\t};\n\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\t \n\t\t\t\t__u64 addr;\n\n\t\t\t\t \n\t\t\t\t__u64 cq_counters_handle;\n\t\t\t};\n\n\t\t\t \n\t\t\t__u64 target;\n\t\t};\n\t};\n\n\t \n\t__u32 ctx_id;\n\n\t \n\t__u32 flags;\n\n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\t__u8 seq_arr_len;\n\t\t\t__u8 pad[7];\n\t\t};\n\n\t\t \n\t\t__u64 interrupt_timeout_us;\n\t};\n\n\t \n\t__u64 cq_counters_offset;\n\n\t \n\t__u64 timestamp_handle;\n\n\t \n\t__u64 timestamp_offset;\n};\n\n#define HL_WAIT_CS_STATUS_COMPLETED\t0\n#define HL_WAIT_CS_STATUS_BUSY\t\t1\n#define HL_WAIT_CS_STATUS_TIMEDOUT\t2\n#define HL_WAIT_CS_STATUS_ABORTED\t3\n\n#define HL_WAIT_CS_STATUS_FLAG_GONE\t\t0x1\n#define HL_WAIT_CS_STATUS_FLAG_TIMESTAMP_VLD\t0x2\n\nstruct hl_wait_cs_out {\n\t \n\t__u32 status;\n\t \n\t__u32 flags;\n\t \n\t__s64 timestamp_nsec;\n\t \n\t__u32 cs_completion_map;\n\t__u32 pad;\n};\n\nunion hl_wait_cs_args {\n\tstruct hl_wait_cs_in in;\n\tstruct hl_wait_cs_out out;\n};\n\n \n#define HL_MEM_OP_ALLOC\t\t\t0\n\n \n#define HL_MEM_OP_FREE\t\t\t1\n\n \n#define HL_MEM_OP_MAP\t\t\t2\n\n \n#define HL_MEM_OP_UNMAP\t\t\t3\n\n \n#define HL_MEM_OP_MAP_BLOCK\t\t4\n\n \n#define HL_MEM_OP_EXPORT_DMABUF_FD\t5\n\n \n#define HL_MEM_OP_TS_ALLOC\t\t6\n\n \n#define HL_MEM_CONTIGUOUS\t0x1\n#define HL_MEM_SHARED\t\t0x2\n#define HL_MEM_USERPTR\t\t0x4\n#define HL_MEM_FORCE_HINT\t0x8\n#define HL_MEM_PREFETCH\t\t0x40\n\n \nstruct hl_mem_in {\n\tunion {\n\t\t \n\t\tstruct {\n\t\t\t__u64 mem_size;\n\t\t\t__u64 page_size;\n\t\t} alloc;\n\n\t\t \n\t\tstruct {\n\t\t\t__u64 handle;\n\t\t} free;\n\n\t\t \n\t\tstruct {\n\t\t\t__u64 hint_addr;\n\t\t\t__u64 handle;\n\t\t} map_device;\n\n\t\t \n\t\tstruct {\n\t\t\t__u64 host_virt_addr;\n\t\t\t__u64 hint_addr;\n\t\t\t__u64 mem_size;\n\t\t} map_host;\n\n\t\t \n\t\tstruct {\n\t\t\t__u64 block_addr;\n\t\t} map_block;\n\n\t\t \n\t\tstruct {\n\t\t\t__u64 device_virt_addr;\n\t\t} unmap;\n\n\t\t \n\t\tstruct {\n\t\t\t__u64 addr;\n\t\t\t__u64 mem_size;\n\t\t\t__u64 offset;\n\t\t} export_dmabuf_fd;\n\t};\n\n\t__u32 op;\n\t__u32 flags;\n\t__u32 ctx_id;\n\t__u32 num_of_elements;\n};\n\nstruct hl_mem_out {\n\tunion {\n\t\t \n\t\t__u64 device_virt_addr;\n\n\t\t \n\t\t__u64 handle;\n\n\t\tstruct {\n\t\t\t \n\t\t\t__u64 block_handle;\n\n\t\t\t \n\t\t\t__u32 block_size;\n\n\t\t\t__u32 pad;\n\t\t};\n\n\t\t \n\t\t__s32 fd;\n\t};\n};\n\nunion hl_mem_args {\n\tstruct hl_mem_in in;\n\tstruct hl_mem_out out;\n};\n\n#define HL_DEBUG_MAX_AUX_VALUES\t\t10\n\nstruct hl_debug_params_etr {\n\t \n\t__u64 buffer_address;\n\n\t \n\t__u64 buffer_size;\n\n\t \n\t__u32 sink_mode;\n\t__u32 pad;\n};\n\nstruct hl_debug_params_etf {\n\t \n\t__u64 buffer_address;\n\n\t \n\t__u64 buffer_size;\n\n\t \n\t__u32 sink_mode;\n\t__u32 pad;\n};\n\nstruct hl_debug_params_stm {\n\t \n\t__u64 he_mask;\n\t__u64 sp_mask;\n\n\t \n\t__u32 id;\n\n\t \n\t__u32 frequency;\n};\n\nstruct hl_debug_params_bmon {\n\t \n\t__u64 start_addr0;\n\t__u64 addr_mask0;\n\n\t__u64 start_addr1;\n\t__u64 addr_mask1;\n\n\t \n\t__u32 bw_win;\n\t__u32 win_capture;\n\n\t \n\t__u32 id;\n\n\t \n\t__u32 control;\n\n\t \n\t__u64 start_addr2;\n\t__u64 end_addr2;\n\n\t__u64 start_addr3;\n\t__u64 end_addr3;\n};\n\nstruct hl_debug_params_spmu {\n\t \n\t__u64 event_types[HL_DEBUG_MAX_AUX_VALUES];\n\n\t \n\t__u32 event_types_num;\n\n\t \n\t__u32 pmtrc_val;\n\t__u32 trc_ctrl_host_val;\n\t__u32 trc_en_host_val;\n};\n\n \n#define HL_DEBUG_OP_ETR\t\t0\n \n#define HL_DEBUG_OP_ETF\t\t1\n \n#define HL_DEBUG_OP_STM\t\t2\n \n#define HL_DEBUG_OP_FUNNEL\t3\n \n#define HL_DEBUG_OP_BMON\t4\n \n#define HL_DEBUG_OP_SPMU\t5\n \n#define HL_DEBUG_OP_TIMESTAMP\t6\n \n#define HL_DEBUG_OP_SET_MODE\t7\n\nstruct hl_debug_args {\n\t \n\t__u64 input_ptr;\n\t \n\t__u64 output_ptr;\n\t \n\t__u32 input_size;\n\t \n\t__u32 output_size;\n\t \n\t__u32 op;\n\t \n\t__u32 reg_idx;\n\t \n\t__u32 enable;\n\t \n\t__u32 ctx_id;\n};\n\n \n#define HL_IOCTL_INFO\t\\\n\t\t_IOWR('H', 0x01, struct hl_info_args)\n\n \n#define HL_IOCTL_CB\t\t\\\n\t\t_IOWR('H', 0x02, union hl_cb_args)\n\n \n#define HL_IOCTL_CS\t\t\t\\\n\t\t_IOWR('H', 0x03, union hl_cs_args)\n\n \n\n#define HL_IOCTL_WAIT_CS\t\t\t\\\n\t\t_IOWR('H', 0x04, union hl_wait_cs_args)\n\n \n#define HL_IOCTL_MEMORY\t\t\\\n\t\t_IOWR('H', 0x05, union hl_mem_args)\n\n \n#define HL_IOCTL_DEBUG\t\t\\\n\t\t_IOWR('H', 0x06, struct hl_debug_args)\n\n#define HL_COMMAND_START\t0x01\n#define HL_COMMAND_END\t\t0x07\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}