
Vibrationv1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a60  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08006b6c  08006b6c  00016b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c84  08006c84  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08006c84  08006c84  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c84  08006c84  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c84  08006c84  00016c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c88  08006c88  00016c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08006c8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011dc  20000028  08006cb4  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001204  08006cb4  00021204  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY
 13 .debug_info   000102be  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e10  00000000  00000000  00030352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001100  00000000  00000000  00033168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d25  00000000  00000000  00034268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000199f1  00000000  00000000  00034f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015290  00000000  00000000  0004e97e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090e7f  00000000  00000000  00063c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000467c  00000000  00000000  000f4a90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000f910c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08006b54 	.word	0x08006b54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08006b54 	.word	0x08006b54

0800014c <writeDataFromADCToFile>:
{

}

void writeDataFromADCToFile(int offset, int adc_buffer_size)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
//	int offset = 0;
//	FRESULT fres;
//	fres = f_open(&fil, "file2.txt", FA_OPEN_ALWAYS | FA_WRITE);
	if (size_control != VIBRIC_DATA_SIZE) {
 8000156:	4b20      	ldr	r3, [pc, #128]	; (80001d8 <writeDataFromADCToFile+0x8c>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800015e:	d023      	beq.n	80001a8 <writeDataFromADCToFile+0x5c>
//		memset(buffer, 0, BUFFER_SIZE);
//		for (int i = 0; i < ADC_BUFFER_SIZE; i++) {
//			adcBuffer_f[i] = (float)adcBuffer[i];
//		}
		memset(buffer, 0, BUFFER_SIZE);
 8000160:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000164:	2100      	movs	r1, #0
 8000166:	481d      	ldr	r0, [pc, #116]	; (80001dc <writeDataFromADCToFile+0x90>)
 8000168:	f006 fcb9 	bl	8006ade <memset>
		memcpy(buffer, adcBuffer + offset, BUFFER_SIZE);
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	005b      	lsls	r3, r3, #1
 8000170:	4a1b      	ldr	r2, [pc, #108]	; (80001e0 <writeDataFromADCToFile+0x94>)
 8000172:	4413      	add	r3, r2
 8000174:	4a19      	ldr	r2, [pc, #100]	; (80001dc <writeDataFromADCToFile+0x90>)
 8000176:	4610      	mov	r0, r2
 8000178:	4619      	mov	r1, r3
 800017a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800017e:	461a      	mov	r2, r3
 8000180:	f006 fcda 	bl	8006b38 <memcpy>
		fresult = f_write(&fil, buffer, BUFFER_SIZE, &bw);
 8000184:	4b17      	ldr	r3, [pc, #92]	; (80001e4 <writeDataFromADCToFile+0x98>)
 8000186:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800018a:	4914      	ldr	r1, [pc, #80]	; (80001dc <writeDataFromADCToFile+0x90>)
 800018c:	4816      	ldr	r0, [pc, #88]	; (80001e8 <writeDataFromADCToFile+0x9c>)
 800018e:	f006 f9be 	bl	800650e <f_write>
 8000192:	4603      	mov	r3, r0
 8000194:	461a      	mov	r2, r3
 8000196:	4b15      	ldr	r3, [pc, #84]	; (80001ec <writeDataFromADCToFile+0xa0>)
 8000198:	701a      	strb	r2, [r3, #0]
//		size_control += bw;
		size_control += adc_buffer_size;
 800019a:	4b0f      	ldr	r3, [pc, #60]	; (80001d8 <writeDataFromADCToFile+0x8c>)
 800019c:	681a      	ldr	r2, [r3, #0]
 800019e:	683b      	ldr	r3, [r7, #0]
 80001a0:	4413      	add	r3, r2
 80001a2:	4a0d      	ldr	r2, [pc, #52]	; (80001d8 <writeDataFromADCToFile+0x8c>)
 80001a4:	6013      	str	r3, [r2, #0]
//	for (int i = 0; i < ADC_BUFFER_SIZE; i++)
//	{
//		offset = adcBuffer[i] == 0 ? 1 : (int)log10(adcBuffer[i]) + 1;
//		sprintf(buffer + i * offset, "%d ", adcBuffer[i]);
//	}
}
 80001a6:	e012      	b.n	80001ce <writeDataFromADCToFile+0x82>
		flag = 0;
 80001a8:	4b11      	ldr	r3, [pc, #68]	; (80001f0 <writeDataFromADCToFile+0xa4>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
		fresult = f_close(&fil);
 80001ae:	480e      	ldr	r0, [pc, #56]	; (80001e8 <writeDataFromADCToFile+0x9c>)
 80001b0:	f006 fc14 	bl	80069dc <f_close>
 80001b4:	4603      	mov	r3, r0
 80001b6:	461a      	mov	r2, r3
 80001b8:	4b0c      	ldr	r3, [pc, #48]	; (80001ec <writeDataFromADCToFile+0xa0>)
 80001ba:	701a      	strb	r2, [r3, #0]
		fresult = f_mount(0, "", 0);
 80001bc:	2200      	movs	r2, #0
 80001be:	490d      	ldr	r1, [pc, #52]	; (80001f4 <writeDataFromADCToFile+0xa8>)
 80001c0:	2000      	movs	r0, #0
 80001c2:	f005 fee3 	bl	8005f8c <f_mount>
 80001c6:	4603      	mov	r3, r0
 80001c8:	461a      	mov	r2, r3
 80001ca:	4b08      	ldr	r3, [pc, #32]	; (80001ec <writeDataFromADCToFile+0xa0>)
 80001cc:	701a      	strb	r2, [r3, #0]
}
 80001ce:	bf00      	nop
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	200011bc 	.word	0x200011bc
 80001dc:	20000dbc 	.word	0x20000dbc
 80001e0:	20000158 	.word	0x20000158
 80001e4:	20000db8 	.word	0x20000db8
 80001e8:	20000b88 	.word	0x20000b88
 80001ec:	20000db4 	.word	0x20000db4
 80001f0:	20000000 	.word	0x20000000
 80001f4:	08006b6c 	.word	0x08006b6c

080001f8 <HAL_ADC_ConvHalfCpltCallback>:
//
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
	if ((hadc->Instance == ADC1) && (flag)) {
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a07      	ldr	r2, [pc, #28]	; (8000224 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8000206:	4293      	cmp	r3, r2
 8000208:	d108      	bne.n	800021c <HAL_ADC_ConvHalfCpltCallback+0x24>
 800020a:	4b07      	ldr	r3, [pc, #28]	; (8000228 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d004      	beq.n	800021c <HAL_ADC_ConvHalfCpltCallback+0x24>
		writeDataFromADCToFile(0, ADC_BUFFER_SIZE / 2);
 8000212:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000216:	2000      	movs	r0, #0
 8000218:	f7ff ff98 	bl	800014c <writeDataFromADCToFile>
	}
}
 800021c:	bf00      	nop
 800021e:	3708      	adds	r7, #8
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40012400 	.word	0x40012400
 8000228:	20000000 	.word	0x20000000

0800022c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
	if ((hadc->Instance == ADC1) && (flag))
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a08      	ldr	r2, [pc, #32]	; (800025c <HAL_ADC_ConvCpltCallback+0x30>)
 800023a:	4293      	cmp	r3, r2
 800023c:	d109      	bne.n	8000252 <HAL_ADC_ConvCpltCallback+0x26>
 800023e:	4b08      	ldr	r3, [pc, #32]	; (8000260 <HAL_ADC_ConvCpltCallback+0x34>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d005      	beq.n	8000252 <HAL_ADC_ConvCpltCallback+0x26>
	{
//		HAL_ADC_Stop_DMA(&hadc1);
		writeDataFromADCToFile(ADC_BUFFER_SIZE / 2, ADC_BUFFER_SIZE / 2);
 8000246:	f44f 7100 	mov.w	r1, #512	; 0x200
 800024a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800024e:	f7ff ff7d 	bl	800014c <writeDataFromADCToFile>
//		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adcBuffer, ADC_BUFFER_SIZE);
	}
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40012400 	.word	0x40012400
 8000260:	20000000 	.word	0x20000000

08000264 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	4603      	mov	r3, r0
 800026c:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin == BTN_Pin) && flag) {
 800026e:	88fb      	ldrh	r3, [r7, #6]
 8000270:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000274:	d119      	bne.n	80002aa <HAL_GPIO_EXTI_Callback+0x46>
 8000276:	4b0f      	ldr	r3, [pc, #60]	; (80002b4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d015      	beq.n	80002aa <HAL_GPIO_EXTI_Callback+0x46>
		flag = 0;
 800027e:	4b0d      	ldr	r3, [pc, #52]	; (80002b4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000280:	2200      	movs	r2, #0
 8000282:	601a      	str	r2, [r3, #0]
		HAL_ADC_Stop_DMA(&hadc1);
 8000284:	480c      	ldr	r0, [pc, #48]	; (80002b8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000286:	f000 fdef 	bl	8000e68 <HAL_ADC_Stop_DMA>
		fresult = f_close(&fil);
 800028a:	480c      	ldr	r0, [pc, #48]	; (80002bc <HAL_GPIO_EXTI_Callback+0x58>)
 800028c:	f006 fba6 	bl	80069dc <f_close>
 8000290:	4603      	mov	r3, r0
 8000292:	461a      	mov	r2, r3
 8000294:	4b0a      	ldr	r3, [pc, #40]	; (80002c0 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000296:	701a      	strb	r2, [r3, #0]
		fresult = f_mount(0, "", 0);
 8000298:	2200      	movs	r2, #0
 800029a:	490a      	ldr	r1, [pc, #40]	; (80002c4 <HAL_GPIO_EXTI_Callback+0x60>)
 800029c:	2000      	movs	r0, #0
 800029e:	f005 fe75 	bl	8005f8c <f_mount>
 80002a2:	4603      	mov	r3, r0
 80002a4:	461a      	mov	r2, r3
 80002a6:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <HAL_GPIO_EXTI_Callback+0x5c>)
 80002a8:	701a      	strb	r2, [r3, #0]
	}
}
 80002aa:	bf00      	nop
 80002ac:	3708      	adds	r7, #8
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	20000000 	.word	0x20000000
 80002b8:	20000044 	.word	0x20000044
 80002bc:	20000b88 	.word	0x20000b88
 80002c0:	20000db4 	.word	0x20000db4
 80002c4:	08006b6c 	.word	0x08006b6c

080002c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002cc:	f000 fb90 	bl	80009f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d0:	f000 f854 	bl	800037c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d4:	f000 f992 	bl	80005fc <MX_GPIO_Init>
  MX_DMA_Init();
 80002d8:	f000 f972 	bl	80005c0 <MX_DMA_Init>
  MX_FATFS_Init();
 80002dc:	f003 fa7c 	bl	80037d8 <MX_FATFS_Init>
  MX_ADC1_Init();
 80002e0:	f000 f8a4 	bl	800042c <MX_ADC1_Init>
  MX_TIM4_Init();
 80002e4:	f000 f916 	bl	8000514 <MX_TIM4_Init>
  MX_SPI2_Init();
 80002e8:	f000 f8de 	bl	80004a8 <MX_SPI2_Init>
//  fresult = f_mount(0, "", 0);
//  vibric = (vibric_header*)malloc(sizeof(vibric_header));
//  vibric_str = (char*)malloc(52);
//  initialize_vibric_header(vibric, VIBRIC_DATA_SIZE);
//  get_vibric_file_header(vibric, vibric_str);
  fresult = f_mount(&fs, "", 1); // if NOT_READY delete TIM4 in CubeMX, and add again
 80002ec:	2201      	movs	r2, #1
 80002ee:	491a      	ldr	r1, [pc, #104]	; (8000358 <main+0x90>)
 80002f0:	481a      	ldr	r0, [pc, #104]	; (800035c <main+0x94>)
 80002f2:	f005 fe4b 	bl	8005f8c <f_mount>
 80002f6:	4603      	mov	r3, r0
 80002f8:	461a      	mov	r2, r3
 80002fa:	4b19      	ldr	r3, [pc, #100]	; (8000360 <main+0x98>)
 80002fc:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80002fe:	4b18      	ldr	r3, [pc, #96]	; (8000360 <main+0x98>)
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <main+0x42>
//		__NOP();
	  return 1;
 8000306:	2301      	movs	r3, #1
 8000308:	e023      	b.n	8000352 <main+0x8a>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800030a:	2201      	movs	r2, #1
 800030c:	2180      	movs	r1, #128	; 0x80
 800030e:	4815      	ldr	r0, [pc, #84]	; (8000364 <main+0x9c>)
 8000310:	f001 fe36 	bl	8001f80 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000314:	2064      	movs	r0, #100	; 0x64
 8000316:	f000 fbcd 	bl	8000ab4 <HAL_Delay>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	2180      	movs	r1, #128	; 0x80
 800031e:	4811      	ldr	r0, [pc, #68]	; (8000364 <main+0x9c>)
 8000320:	f001 fe2e 	bl	8001f80 <HAL_GPIO_WritePin>
	fresult = f_open(&fil, "data.dat", FA_OPEN_ALWAYS | FA_WRITE);
 8000324:	2212      	movs	r2, #18
 8000326:	4910      	ldr	r1, [pc, #64]	; (8000368 <main+0xa0>)
 8000328:	4810      	ldr	r0, [pc, #64]	; (800036c <main+0xa4>)
 800032a:	f005 fe77 	bl	800601c <f_open>
 800032e:	4603      	mov	r3, r0
 8000330:	461a      	mov	r2, r3
 8000332:	4b0b      	ldr	r3, [pc, #44]	; (8000360 <main+0x98>)
 8000334:	701a      	strb	r2, [r3, #0]
//	strcpy (buffer, "This is File2.txt, written using ...f_write... and it says Hello from Controllerstech\n");

//	fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
//	f_close(&fil);

	HAL_ADCEx_Calibration_Start(&hadc1);
 8000336:	480e      	ldr	r0, [pc, #56]	; (8000370 <main+0xa8>)
 8000338:	f001 f8ae 	bl	8001498 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adcBuffer, ADC_BUFFER_SIZE);
 800033c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000340:	490c      	ldr	r1, [pc, #48]	; (8000374 <main+0xac>)
 8000342:	480b      	ldr	r0, [pc, #44]	; (8000370 <main+0xa8>)
 8000344:	f000 fcb2 	bl	8000cac <HAL_ADC_Start_DMA>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8000348:	210c      	movs	r1, #12
 800034a:	480b      	ldr	r0, [pc, #44]	; (8000378 <main+0xb0>)
 800034c:	f002 feda 	bl	8003104 <HAL_TIM_OC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000350:	e7fe      	b.n	8000350 <main+0x88>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000352:	4618      	mov	r0, r3
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	08006b6c 	.word	0x08006b6c
 800035c:	20000958 	.word	0x20000958
 8000360:	20000db4 	.word	0x20000db4
 8000364:	40010c00 	.word	0x40010c00
 8000368:	08006b70 	.word	0x08006b70
 800036c:	20000b88 	.word	0x20000b88
 8000370:	20000044 	.word	0x20000044
 8000374:	20000158 	.word	0x20000158
 8000378:	20000110 	.word	0x20000110

0800037c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b094      	sub	sp, #80	; 0x50
 8000380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000382:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000386:	2228      	movs	r2, #40	; 0x28
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f006 fba7 	bl	8006ade <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000390:	f107 0314 	add.w	r3, r7, #20
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
 8000398:	605a      	str	r2, [r3, #4]
 800039a:	609a      	str	r2, [r3, #8]
 800039c:	60da      	str	r2, [r3, #12]
 800039e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003a0:	1d3b      	adds	r3, r7, #4
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	605a      	str	r2, [r3, #4]
 80003a8:	609a      	str	r2, [r3, #8]
 80003aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003ac:	2302      	movs	r3, #2
 80003ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003b0:	2301      	movs	r3, #1
 80003b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b4:	2310      	movs	r3, #16
 80003b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003b8:	2302      	movs	r3, #2
 80003ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80003bc:	2300      	movs	r3, #0
 80003be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80003c0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80003c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003ca:	4618      	mov	r0, r3
 80003cc:	f001 fe08 	bl	8001fe0 <HAL_RCC_OscConfig>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80003d6:	f000 f981 	bl	80006dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003da:	230f      	movs	r3, #15
 80003dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003de:	2302      	movs	r3, #2
 80003e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003e2:	2300      	movs	r3, #0
 80003e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ec:	2300      	movs	r3, #0
 80003ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003f0:	f107 0314 	add.w	r3, r7, #20
 80003f4:	2102      	movs	r1, #2
 80003f6:	4618      	mov	r0, r3
 80003f8:	f002 f874 	bl	80024e4 <HAL_RCC_ClockConfig>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000402:	f000 f96b 	bl	80006dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000406:	2302      	movs	r3, #2
 8000408:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800040a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800040e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000410:	1d3b      	adds	r3, r7, #4
 8000412:	4618      	mov	r0, r3
 8000414:	f002 f9e0 	bl	80027d8 <HAL_RCCEx_PeriphCLKConfig>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800041e:	f000 f95d 	bl	80006dc <Error_Handler>
  }
}
 8000422:	bf00      	nop
 8000424:	3750      	adds	r7, #80	; 0x50
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	2200      	movs	r2, #0
 8000436:	601a      	str	r2, [r3, #0]
 8000438:	605a      	str	r2, [r3, #4]
 800043a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800043c:	4b18      	ldr	r3, [pc, #96]	; (80004a0 <MX_ADC1_Init+0x74>)
 800043e:	4a19      	ldr	r2, [pc, #100]	; (80004a4 <MX_ADC1_Init+0x78>)
 8000440:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000442:	4b17      	ldr	r3, [pc, #92]	; (80004a0 <MX_ADC1_Init+0x74>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000448:	4b15      	ldr	r3, [pc, #84]	; (80004a0 <MX_ADC1_Init+0x74>)
 800044a:	2200      	movs	r2, #0
 800044c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800044e:	4b14      	ldr	r3, [pc, #80]	; (80004a0 <MX_ADC1_Init+0x74>)
 8000450:	2200      	movs	r2, #0
 8000452:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8000454:	4b12      	ldr	r3, [pc, #72]	; (80004a0 <MX_ADC1_Init+0x74>)
 8000456:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 800045a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800045c:	4b10      	ldr	r3, [pc, #64]	; (80004a0 <MX_ADC1_Init+0x74>)
 800045e:	2200      	movs	r2, #0
 8000460:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000462:	4b0f      	ldr	r3, [pc, #60]	; (80004a0 <MX_ADC1_Init+0x74>)
 8000464:	2201      	movs	r2, #1
 8000466:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000468:	480d      	ldr	r0, [pc, #52]	; (80004a0 <MX_ADC1_Init+0x74>)
 800046a:	f000 fb47 	bl	8000afc <HAL_ADC_Init>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000474:	f000 f932 	bl	80006dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000478:	2300      	movs	r3, #0
 800047a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800047c:	2301      	movs	r3, #1
 800047e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4619      	mov	r1, r3
 8000488:	4805      	ldr	r0, [pc, #20]	; (80004a0 <MX_ADC1_Init+0x74>)
 800048a:	f000 fe0b 	bl	80010a4 <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000494:	f000 f922 	bl	80006dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000498:	bf00      	nop
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	20000044 	.word	0x20000044
 80004a4:	40012400 	.word	0x40012400

080004a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80004ac:	4b17      	ldr	r3, [pc, #92]	; (800050c <MX_SPI2_Init+0x64>)
 80004ae:	4a18      	ldr	r2, [pc, #96]	; (8000510 <MX_SPI2_Init+0x68>)
 80004b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80004b2:	4b16      	ldr	r3, [pc, #88]	; (800050c <MX_SPI2_Init+0x64>)
 80004b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80004ba:	4b14      	ldr	r3, [pc, #80]	; (800050c <MX_SPI2_Init+0x64>)
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80004c0:	4b12      	ldr	r3, [pc, #72]	; (800050c <MX_SPI2_Init+0x64>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004c6:	4b11      	ldr	r3, [pc, #68]	; (800050c <MX_SPI2_Init+0x64>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004cc:	4b0f      	ldr	r3, [pc, #60]	; (800050c <MX_SPI2_Init+0x64>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <MX_SPI2_Init+0x64>)
 80004d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80004da:	4b0c      	ldr	r3, [pc, #48]	; (800050c <MX_SPI2_Init+0x64>)
 80004dc:	2230      	movs	r2, #48	; 0x30
 80004de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004e0:	4b0a      	ldr	r3, [pc, #40]	; (800050c <MX_SPI2_Init+0x64>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e6:	4b09      	ldr	r3, [pc, #36]	; (800050c <MX_SPI2_Init+0x64>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ec:	4b07      	ldr	r3, [pc, #28]	; (800050c <MX_SPI2_Init+0x64>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80004f2:	4b06      	ldr	r3, [pc, #24]	; (800050c <MX_SPI2_Init+0x64>)
 80004f4:	220a      	movs	r2, #10
 80004f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80004f8:	4804      	ldr	r0, [pc, #16]	; (800050c <MX_SPI2_Init+0x64>)
 80004fa:	f002 fad9 	bl	8002ab0 <HAL_SPI_Init>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000504:	f000 f8ea 	bl	80006dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200000b8 	.word	0x200000b8
 8000510:	40003800 	.word	0x40003800

08000514 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b08a      	sub	sp, #40	; 0x28
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051a:	f107 0320 	add.w	r3, r7, #32
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
 8000530:	611a      	str	r2, [r3, #16]
 8000532:	615a      	str	r2, [r3, #20]
 8000534:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000536:	4b20      	ldr	r3, [pc, #128]	; (80005b8 <MX_TIM4_Init+0xa4>)
 8000538:	4a20      	ldr	r2, [pc, #128]	; (80005bc <MX_TIM4_Init+0xa8>)
 800053a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 159;
 800053c:	4b1e      	ldr	r3, [pc, #120]	; (80005b8 <MX_TIM4_Init+0xa4>)
 800053e:	229f      	movs	r2, #159	; 0x9f
 8000540:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000542:	4b1d      	ldr	r3, [pc, #116]	; (80005b8 <MX_TIM4_Init+0xa4>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 79;
 8000548:	4b1b      	ldr	r3, [pc, #108]	; (80005b8 <MX_TIM4_Init+0xa4>)
 800054a:	224f      	movs	r2, #79	; 0x4f
 800054c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800054e:	4b1a      	ldr	r3, [pc, #104]	; (80005b8 <MX_TIM4_Init+0xa4>)
 8000550:	2200      	movs	r2, #0
 8000552:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000554:	4b18      	ldr	r3, [pc, #96]	; (80005b8 <MX_TIM4_Init+0xa4>)
 8000556:	2200      	movs	r2, #0
 8000558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800055a:	4817      	ldr	r0, [pc, #92]	; (80005b8 <MX_TIM4_Init+0xa4>)
 800055c:	f002 fd82 	bl	8003064 <HAL_TIM_OC_Init>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8000566:	f000 f8b9 	bl	80006dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800056a:	2300      	movs	r3, #0
 800056c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800056e:	2300      	movs	r3, #0
 8000570:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000572:	f107 0320 	add.w	r3, r7, #32
 8000576:	4619      	mov	r1, r3
 8000578:	480f      	ldr	r0, [pc, #60]	; (80005b8 <MX_TIM4_Init+0xa4>)
 800057a:	f003 f8cf 	bl	800371c <HAL_TIMEx_MasterConfigSynchronization>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8000584:	f000 f8aa 	bl	80006dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000588:	2330      	movs	r3, #48	; 0x30
 800058a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000590:	2300      	movs	r3, #0
 8000592:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000594:	2300      	movs	r3, #0
 8000596:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000598:	1d3b      	adds	r3, r7, #4
 800059a:	220c      	movs	r2, #12
 800059c:	4619      	mov	r1, r3
 800059e:	4806      	ldr	r0, [pc, #24]	; (80005b8 <MX_TIM4_Init+0xa4>)
 80005a0:	f002 fe52 	bl	8003248 <HAL_TIM_OC_ConfigChannel>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80005aa:	f000 f897 	bl	80006dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80005ae:	bf00      	nop
 80005b0:	3728      	adds	r7, #40	; 0x28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000110 	.word	0x20000110
 80005bc:	40000800 	.word	0x40000800

080005c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005c6:	4b0c      	ldr	r3, [pc, #48]	; (80005f8 <MX_DMA_Init+0x38>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	4a0b      	ldr	r2, [pc, #44]	; (80005f8 <MX_DMA_Init+0x38>)
 80005cc:	f043 0301 	orr.w	r3, r3, #1
 80005d0:	6153      	str	r3, [r2, #20]
 80005d2:	4b09      	ldr	r3, [pc, #36]	; (80005f8 <MX_DMA_Init+0x38>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f003 0301 	and.w	r3, r3, #1
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2100      	movs	r1, #0
 80005e2:	200b      	movs	r0, #11
 80005e4:	f001 f8e7 	bl	80017b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005e8:	200b      	movs	r0, #11
 80005ea:	f001 f900 	bl	80017ee <HAL_NVIC_EnableIRQ>

}
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000

080005fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000602:	f107 0310 	add.w	r3, r7, #16
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000610:	4b2e      	ldr	r3, [pc, #184]	; (80006cc <MX_GPIO_Init+0xd0>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	4a2d      	ldr	r2, [pc, #180]	; (80006cc <MX_GPIO_Init+0xd0>)
 8000616:	f043 0310 	orr.w	r3, r3, #16
 800061a:	6193      	str	r3, [r2, #24]
 800061c:	4b2b      	ldr	r3, [pc, #172]	; (80006cc <MX_GPIO_Init+0xd0>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f003 0310 	and.w	r3, r3, #16
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000628:	4b28      	ldr	r3, [pc, #160]	; (80006cc <MX_GPIO_Init+0xd0>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a27      	ldr	r2, [pc, #156]	; (80006cc <MX_GPIO_Init+0xd0>)
 800062e:	f043 0320 	orr.w	r3, r3, #32
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	4b25      	ldr	r3, [pc, #148]	; (80006cc <MX_GPIO_Init+0xd0>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f003 0320 	and.w	r3, r3, #32
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	4b22      	ldr	r3, [pc, #136]	; (80006cc <MX_GPIO_Init+0xd0>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	4a21      	ldr	r2, [pc, #132]	; (80006cc <MX_GPIO_Init+0xd0>)
 8000646:	f043 0304 	orr.w	r3, r3, #4
 800064a:	6193      	str	r3, [r2, #24]
 800064c:	4b1f      	ldr	r3, [pc, #124]	; (80006cc <MX_GPIO_Init+0xd0>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000658:	4b1c      	ldr	r3, [pc, #112]	; (80006cc <MX_GPIO_Init+0xd0>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a1b      	ldr	r2, [pc, #108]	; (80006cc <MX_GPIO_Init+0xd0>)
 800065e:	f043 0308 	orr.w	r3, r3, #8
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b19      	ldr	r3, [pc, #100]	; (80006cc <MX_GPIO_Init+0xd0>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f003 0308 	and.w	r3, r3, #8
 800066c:	603b      	str	r3, [r7, #0]
 800066e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|LED_Pin, GPIO_PIN_RESET);
 8000670:	2200      	movs	r2, #0
 8000672:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 8000676:	4816      	ldr	r0, [pc, #88]	; (80006d0 <MX_GPIO_Init+0xd4>)
 8000678:	f001 fc82 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 800067c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000680:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000682:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <MX_GPIO_Init+0xd8>)
 8000684:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	4619      	mov	r1, r3
 8000690:	4811      	ldr	r0, [pc, #68]	; (80006d8 <MX_GPIO_Init+0xdc>)
 8000692:	f001 faf1 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin LED_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|LED_Pin;
 8000696:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800069a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a8:	f107 0310 	add.w	r3, r7, #16
 80006ac:	4619      	mov	r1, r3
 80006ae:	4808      	ldr	r0, [pc, #32]	; (80006d0 <MX_GPIO_Init+0xd4>)
 80006b0:	f001 fae2 	bl	8001c78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2100      	movs	r1, #0
 80006b8:	2028      	movs	r0, #40	; 0x28
 80006ba:	f001 f87c 	bl	80017b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006be:	2028      	movs	r0, #40	; 0x28
 80006c0:	f001 f895 	bl	80017ee <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006c4:	bf00      	nop
 80006c6:	3720      	adds	r7, #32
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40021000 	.word	0x40021000
 80006d0:	40010c00 	.word	0x40010c00
 80006d4:	10110000 	.word	0x10110000
 80006d8:	40011000 	.word	0x40011000

080006dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e0:	b672      	cpsid	i
}
 80006e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <Error_Handler+0x8>
	...

080006e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ee:	4b15      	ldr	r3, [pc, #84]	; (8000744 <HAL_MspInit+0x5c>)
 80006f0:	699b      	ldr	r3, [r3, #24]
 80006f2:	4a14      	ldr	r2, [pc, #80]	; (8000744 <HAL_MspInit+0x5c>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6193      	str	r3, [r2, #24]
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <HAL_MspInit+0x5c>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <HAL_MspInit+0x5c>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	4a0e      	ldr	r2, [pc, #56]	; (8000744 <HAL_MspInit+0x5c>)
 800070c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000710:	61d3      	str	r3, [r2, #28]
 8000712:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <HAL_MspInit+0x5c>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800071e:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <HAL_MspInit+0x60>)
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	4a04      	ldr	r2, [pc, #16]	; (8000748 <HAL_MspInit+0x60>)
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073a:	bf00      	nop
 800073c:	3714      	adds	r7, #20
 800073e:	46bd      	mov	sp, r7
 8000740:	bc80      	pop	{r7}
 8000742:	4770      	bx	lr
 8000744:	40021000 	.word	0x40021000
 8000748:	40010000 	.word	0x40010000

0800074c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a2c      	ldr	r2, [pc, #176]	; (8000818 <HAL_ADC_MspInit+0xcc>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d151      	bne.n	8000810 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800076c:	4b2b      	ldr	r3, [pc, #172]	; (800081c <HAL_ADC_MspInit+0xd0>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a2a      	ldr	r2, [pc, #168]	; (800081c <HAL_ADC_MspInit+0xd0>)
 8000772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b28      	ldr	r3, [pc, #160]	; (800081c <HAL_ADC_MspInit+0xd0>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000784:	4b25      	ldr	r3, [pc, #148]	; (800081c <HAL_ADC_MspInit+0xd0>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a24      	ldr	r2, [pc, #144]	; (800081c <HAL_ADC_MspInit+0xd0>)
 800078a:	f043 0304 	orr.w	r3, r3, #4
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b22      	ldr	r3, [pc, #136]	; (800081c <HAL_ADC_MspInit+0xd0>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0304 	and.w	r3, r3, #4
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800079c:	2301      	movs	r3, #1
 800079e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007a0:	2303      	movs	r3, #3
 80007a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a4:	f107 0310 	add.w	r3, r7, #16
 80007a8:	4619      	mov	r1, r3
 80007aa:	481d      	ldr	r0, [pc, #116]	; (8000820 <HAL_ADC_MspInit+0xd4>)
 80007ac:	f001 fa64 	bl	8001c78 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80007b0:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007b2:	4a1d      	ldr	r2, [pc, #116]	; (8000828 <HAL_ADC_MspInit+0xdc>)
 80007b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007b6:	4b1b      	ldr	r3, [pc, #108]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007bc:	4b19      	ldr	r3, [pc, #100]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007c2:	4b18      	ldr	r3, [pc, #96]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007c4:	2280      	movs	r2, #128	; 0x80
 80007c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007c8:	4b16      	ldr	r3, [pc, #88]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007d0:	4b14      	ldr	r3, [pc, #80]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007d8:	4b12      	ldr	r3, [pc, #72]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007da:	2220      	movs	r2, #32
 80007dc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007de:	4b11      	ldr	r3, [pc, #68]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007e4:	480f      	ldr	r0, [pc, #60]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007e6:	f001 f81d 	bl	8001824 <HAL_DMA_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80007f0:	f7ff ff74 	bl	80006dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4a0b      	ldr	r2, [pc, #44]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007f8:	621a      	str	r2, [r3, #32]
 80007fa:	4a0a      	ldr	r2, [pc, #40]	; (8000824 <HAL_ADC_MspInit+0xd8>)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2012      	movs	r0, #18
 8000806:	f000 ffd6 	bl	80017b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800080a:	2012      	movs	r0, #18
 800080c:	f000 ffef 	bl	80017ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40012400 	.word	0x40012400
 800081c:	40021000 	.word	0x40021000
 8000820:	40010800 	.word	0x40010800
 8000824:	20000074 	.word	0x20000074
 8000828:	40020008 	.word	0x40020008

0800082c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b088      	sub	sp, #32
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 0310 	add.w	r3, r7, #16
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a1c      	ldr	r2, [pc, #112]	; (80008b8 <HAL_SPI_MspInit+0x8c>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d131      	bne.n	80008b0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800084c:	4b1b      	ldr	r3, [pc, #108]	; (80008bc <HAL_SPI_MspInit+0x90>)
 800084e:	69db      	ldr	r3, [r3, #28]
 8000850:	4a1a      	ldr	r2, [pc, #104]	; (80008bc <HAL_SPI_MspInit+0x90>)
 8000852:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000856:	61d3      	str	r3, [r2, #28]
 8000858:	4b18      	ldr	r3, [pc, #96]	; (80008bc <HAL_SPI_MspInit+0x90>)
 800085a:	69db      	ldr	r3, [r3, #28]
 800085c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000864:	4b15      	ldr	r3, [pc, #84]	; (80008bc <HAL_SPI_MspInit+0x90>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a14      	ldr	r2, [pc, #80]	; (80008bc <HAL_SPI_MspInit+0x90>)
 800086a:	f043 0308 	orr.w	r3, r3, #8
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b12      	ldr	r3, [pc, #72]	; (80008bc <HAL_SPI_MspInit+0x90>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0308 	and.w	r3, r3, #8
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800087c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000880:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000886:	2303      	movs	r3, #3
 8000888:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088a:	f107 0310 	add.w	r3, r7, #16
 800088e:	4619      	mov	r1, r3
 8000890:	480b      	ldr	r0, [pc, #44]	; (80008c0 <HAL_SPI_MspInit+0x94>)
 8000892:	f001 f9f1 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000896:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800089a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a4:	f107 0310 	add.w	r3, r7, #16
 80008a8:	4619      	mov	r1, r3
 80008aa:	4805      	ldr	r0, [pc, #20]	; (80008c0 <HAL_SPI_MspInit+0x94>)
 80008ac:	f001 f9e4 	bl	8001c78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80008b0:	bf00      	nop
 80008b2:	3720      	adds	r7, #32
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40003800 	.word	0x40003800
 80008bc:	40021000 	.word	0x40021000
 80008c0:	40010c00 	.word	0x40010c00

080008c4 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a09      	ldr	r2, [pc, #36]	; (80008f8 <HAL_TIM_OC_MspInit+0x34>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d10b      	bne.n	80008ee <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <HAL_TIM_OC_MspInit+0x38>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	4a08      	ldr	r2, [pc, #32]	; (80008fc <HAL_TIM_OC_MspInit+0x38>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	61d3      	str	r3, [r2, #28]
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <HAL_TIM_OC_MspInit+0x38>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr
 80008f8:	40000800 	.word	0x40000800
 80008fc:	40021000 	.word	0x40021000

08000900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000904:	e7fe      	b.n	8000904 <NMI_Handler+0x4>
	...

08000908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	f_mount(0, "", 0);
 800090c:	2200      	movs	r2, #0
 800090e:	4902      	ldr	r1, [pc, #8]	; (8000918 <HardFault_Handler+0x10>)
 8000910:	2000      	movs	r0, #0
 8000912:	f005 fb3b 	bl	8005f8c <f_mount>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000916:	e7fe      	b.n	8000916 <HardFault_Handler+0xe>
 8000918:	08006b7c 	.word	0x08006b7c

0800091c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <MemManage_Handler+0x4>

08000922 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000926:	e7fe      	b.n	8000926 <BusFault_Handler+0x4>

08000928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800092c:	e7fe      	b.n	800092c <UsageFault_Handler+0x4>

0800092e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr

0800093a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr

08000946 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr

08000952 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000956:	f000 f891 	bl	8000a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000964:	4802      	ldr	r0, [pc, #8]	; (8000970 <DMA1_Channel1_IRQHandler+0x10>)
 8000966:	f001 f853 	bl	8001a10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000074 	.word	0x20000074

08000974 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000978:	4802      	ldr	r0, [pc, #8]	; (8000984 <ADC1_2_IRQHandler+0x10>)
 800097a:	f000 fac1 	bl	8000f00 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000044 	.word	0x20000044

08000988 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 800098c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000990:	f001 fb0e 	bl	8001fb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}

08000998 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	bc80      	pop	{r7}
 80009a2:	4770      	bx	lr

080009a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a4:	f7ff fff8 	bl	8000998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a8:	480b      	ldr	r0, [pc, #44]	; (80009d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009aa:	490c      	ldr	r1, [pc, #48]	; (80009dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009ac:	4a0c      	ldr	r2, [pc, #48]	; (80009e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b0:	e002      	b.n	80009b8 <LoopCopyDataInit>

080009b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b6:	3304      	adds	r3, #4

080009b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009bc:	d3f9      	bcc.n	80009b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009be:	4a09      	ldr	r2, [pc, #36]	; (80009e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009c0:	4c09      	ldr	r4, [pc, #36]	; (80009e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c4:	e001      	b.n	80009ca <LoopFillZerobss>

080009c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c8:	3204      	adds	r2, #4

080009ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009cc:	d3fb      	bcc.n	80009c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ce:	f006 f88f 	bl	8006af0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009d2:	f7ff fc79 	bl	80002c8 <main>
  bx lr
 80009d6:	4770      	bx	lr
  ldr r0, =_sdata
 80009d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009dc:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 80009e0:	08006c8c 	.word	0x08006c8c
  ldr r2, =_sbss
 80009e4:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 80009e8:	20001204 	.word	0x20001204

080009ec <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009ec:	e7fe      	b.n	80009ec <CAN1_RX1_IRQHandler>
	...

080009f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <HAL_Init+0x28>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a07      	ldr	r2, [pc, #28]	; (8000a18 <HAL_Init+0x28>)
 80009fa:	f043 0310 	orr.w	r3, r3, #16
 80009fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a00:	2003      	movs	r0, #3
 8000a02:	f000 fecd 	bl	80017a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a06:	2000      	movs	r0, #0
 8000a08:	f000 f808 	bl	8000a1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a0c:	f7ff fe6c 	bl	80006e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40022000 	.word	0x40022000

08000a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <HAL_InitTick+0x54>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <HAL_InitTick+0x58>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 fee5 	bl	800180a <HAL_SYSTICK_Config>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	e00e      	b.n	8000a68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b0f      	cmp	r3, #15
 8000a4e:	d80a      	bhi.n	8000a66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a50:	2200      	movs	r2, #0
 8000a52:	6879      	ldr	r1, [r7, #4]
 8000a54:	f04f 30ff 	mov.w	r0, #4294967295
 8000a58:	f000 fead 	bl	80017b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a5c:	4a06      	ldr	r2, [pc, #24]	; (8000a78 <HAL_InitTick+0x5c>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a62:	2300      	movs	r3, #0
 8000a64:	e000      	b.n	8000a68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000004 	.word	0x20000004
 8000a74:	2000000c 	.word	0x2000000c
 8000a78:	20000008 	.word	0x20000008

08000a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a80:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <HAL_IncTick+0x1c>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	461a      	mov	r2, r3
 8000a86:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <HAL_IncTick+0x20>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	4a03      	ldr	r2, [pc, #12]	; (8000a9c <HAL_IncTick+0x20>)
 8000a8e:	6013      	str	r3, [r2, #0]
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr
 8000a98:	2000000c 	.word	0x2000000c
 8000a9c:	200011c0 	.word	0x200011c0

08000aa0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa4:	4b02      	ldr	r3, [pc, #8]	; (8000ab0 <HAL_GetTick+0x10>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr
 8000ab0:	200011c0 	.word	0x200011c0

08000ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000abc:	f7ff fff0 	bl	8000aa0 <HAL_GetTick>
 8000ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000acc:	d005      	beq.n	8000ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ace:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <HAL_Delay+0x44>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ada:	bf00      	nop
 8000adc:	f7ff ffe0 	bl	8000aa0 <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d8f7      	bhi.n	8000adc <HAL_Delay+0x28>
  {
  }
}
 8000aec:	bf00      	nop
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	2000000c 	.word	0x2000000c

08000afc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b04:	2300      	movs	r3, #0
 8000b06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d101      	bne.n	8000b1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e0be      	b.n	8000c9c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d109      	bne.n	8000b40 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f7ff fe06 	bl	800074c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f000 fc01 	bl	8001348 <ADC_ConversionStop_Disable>
 8000b46:	4603      	mov	r3, r0
 8000b48:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b4e:	f003 0310 	and.w	r3, r3, #16
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	f040 8099 	bne.w	8000c8a <HAL_ADC_Init+0x18e>
 8000b58:	7dfb      	ldrb	r3, [r7, #23]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	f040 8095 	bne.w	8000c8a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000b68:	f023 0302 	bic.w	r3, r3, #2
 8000b6c:	f043 0202 	orr.w	r2, r3, #2
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000b7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	7b1b      	ldrb	r3, [r3, #12]
 8000b82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000b84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b94:	d003      	beq.n	8000b9e <HAL_ADC_Init+0xa2>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	689b      	ldr	r3, [r3, #8]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d102      	bne.n	8000ba4 <HAL_ADC_Init+0xa8>
 8000b9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ba2:	e000      	b.n	8000ba6 <HAL_ADC_Init+0xaa>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	7d1b      	ldrb	r3, [r3, #20]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d119      	bne.n	8000be8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	7b1b      	ldrb	r3, [r3, #12]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d109      	bne.n	8000bd0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	035a      	lsls	r2, r3, #13
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	e00b      	b.n	8000be8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	f043 0220 	orr.w	r2, r3, #32
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be0:	f043 0201 	orr.w	r2, r3, #1
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	689a      	ldr	r2, [r3, #8]
 8000c02:	4b28      	ldr	r3, [pc, #160]	; (8000ca4 <HAL_ADC_Init+0x1a8>)
 8000c04:	4013      	ands	r3, r2
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	6812      	ldr	r2, [r2, #0]
 8000c0a:	68b9      	ldr	r1, [r7, #8]
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c18:	d003      	beq.n	8000c22 <HAL_ADC_Init+0x126>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	689b      	ldr	r3, [r3, #8]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d104      	bne.n	8000c2c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	691b      	ldr	r3, [r3, #16]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	051b      	lsls	r3, r3, #20
 8000c2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c32:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	689a      	ldr	r2, [r3, #8]
 8000c46:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <HAL_ADC_Init+0x1ac>)
 8000c48:	4013      	ands	r3, r2
 8000c4a:	68ba      	ldr	r2, [r7, #8]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d10b      	bne.n	8000c68 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2200      	movs	r2, #0
 8000c54:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5a:	f023 0303 	bic.w	r3, r3, #3
 8000c5e:	f043 0201 	orr.w	r2, r3, #1
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c66:	e018      	b.n	8000c9a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c6c:	f023 0312 	bic.w	r3, r3, #18
 8000c70:	f043 0210 	orr.w	r2, r3, #16
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c7c:	f043 0201 	orr.w	r2, r3, #1
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000c88:	e007      	b.n	8000c9a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c8e:	f043 0210 	orr.w	r2, r3, #16
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	ffe1f7fd 	.word	0xffe1f7fd
 8000ca8:	ff1f0efe 	.word	0xff1f0efe

08000cac <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a64      	ldr	r2, [pc, #400]	; (8000e54 <HAL_ADC_Start_DMA+0x1a8>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d004      	beq.n	8000cd0 <HAL_ADC_Start_DMA+0x24>
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a63      	ldr	r2, [pc, #396]	; (8000e58 <HAL_ADC_Start_DMA+0x1ac>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d106      	bne.n	8000cde <HAL_ADC_Start_DMA+0x32>
 8000cd0:	4b60      	ldr	r3, [pc, #384]	; (8000e54 <HAL_ADC_Start_DMA+0x1a8>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	f040 80b3 	bne.w	8000e44 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d101      	bne.n	8000cec <HAL_ADC_Start_DMA+0x40>
 8000ce8:	2302      	movs	r3, #2
 8000cea:	e0ae      	b.n	8000e4a <HAL_ADC_Start_DMA+0x19e>
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000cf4:	68f8      	ldr	r0, [r7, #12]
 8000cf6:	f000 facd 	bl	8001294 <ADC_Enable>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000cfe:	7dfb      	ldrb	r3, [r7, #23]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	f040 809a 	bne.w	8000e3a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d0a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000d0e:	f023 0301 	bic.w	r3, r3, #1
 8000d12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a4e      	ldr	r2, [pc, #312]	; (8000e58 <HAL_ADC_Start_DMA+0x1ac>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d105      	bne.n	8000d30 <HAL_ADC_Start_DMA+0x84>
 8000d24:	4b4b      	ldr	r3, [pc, #300]	; (8000e54 <HAL_ADC_Start_DMA+0x1a8>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d115      	bne.n	8000d5c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d34:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d026      	beq.n	8000d98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d52:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000d5a:	e01d      	b.n	8000d98 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d60:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a39      	ldr	r2, [pc, #228]	; (8000e54 <HAL_ADC_Start_DMA+0x1a8>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d004      	beq.n	8000d7c <HAL_ADC_Start_DMA+0xd0>
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a38      	ldr	r2, [pc, #224]	; (8000e58 <HAL_ADC_Start_DMA+0x1ac>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d10d      	bne.n	8000d98 <HAL_ADC_Start_DMA+0xec>
 8000d7c:	4b35      	ldr	r3, [pc, #212]	; (8000e54 <HAL_ADC_Start_DMA+0x1a8>)
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d007      	beq.n	8000d98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d90:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d006      	beq.n	8000db2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000da8:	f023 0206 	bic.w	r2, r3, #6
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db0:	e002      	b.n	8000db8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	2200      	movs	r2, #0
 8000db6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	6a1b      	ldr	r3, [r3, #32]
 8000dc4:	4a25      	ldr	r2, [pc, #148]	; (8000e5c <HAL_ADC_Start_DMA+0x1b0>)
 8000dc6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	6a1b      	ldr	r3, [r3, #32]
 8000dcc:	4a24      	ldr	r2, [pc, #144]	; (8000e60 <HAL_ADC_Start_DMA+0x1b4>)
 8000dce:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	6a1b      	ldr	r3, [r3, #32]
 8000dd4:	4a23      	ldr	r2, [pc, #140]	; (8000e64 <HAL_ADC_Start_DMA+0x1b8>)
 8000dd6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f06f 0202 	mvn.w	r2, #2
 8000de0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	689a      	ldr	r2, [r3, #8]
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000df0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	6a18      	ldr	r0, [r3, #32]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	334c      	adds	r3, #76	; 0x4c
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f000 fd69 	bl	80018d8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000e10:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000e14:	d108      	bne.n	8000e28 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	689a      	ldr	r2, [r3, #8]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000e24:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000e26:	e00f      	b.n	8000e48 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	689a      	ldr	r2, [r3, #8]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e36:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000e38:	e006      	b.n	8000e48 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000e42:	e001      	b.n	8000e48 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3718      	adds	r7, #24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40012400 	.word	0x40012400
 8000e58:	40012800 	.word	0x40012800
 8000e5c:	080013cb 	.word	0x080013cb
 8000e60:	08001447 	.word	0x08001447
 8000e64:	08001463 	.word	0x08001463

08000e68 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e70:	2300      	movs	r3, #0
 8000e72:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d101      	bne.n	8000e82 <HAL_ADC_Stop_DMA+0x1a>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	e03a      	b.n	8000ef8 <HAL_ADC_Stop_DMA+0x90>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2201      	movs	r2, #1
 8000e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f000 fa5c 	bl	8001348 <ADC_ConversionStop_Disable>
 8000e90:	4603      	mov	r3, r0
 8000e92:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d129      	bne.n	8000eee <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	689a      	ldr	r2, [r3, #8]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ea8:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6a1b      	ldr	r3, [r3, #32]
 8000eae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d11a      	bne.n	8000eee <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f000 fd6b 	bl	8001998 <HAL_DMA_Abort>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d10a      	bne.n	8000ee2 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ed4:	f023 0301 	bic.w	r3, r3, #1
 8000ed8:	f043 0201 	orr.w	r2, r3, #1
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28
 8000ee0:	e005      	b.n	8000eee <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	f003 0320 	and.w	r3, r3, #32
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d03e      	beq.n	8000fa0 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d039      	beq.n	8000fa0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f30:	f003 0310 	and.w	r3, r3, #16
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d105      	bne.n	8000f44 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f4e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f52:	d11d      	bne.n	8000f90 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d119      	bne.n	8000f90 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f022 0220 	bic.w	r2, r2, #32
 8000f6a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d105      	bne.n	8000f90 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f88:	f043 0201 	orr.w	r2, r3, #1
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff f94b 	bl	800022c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f06f 0212 	mvn.w	r2, #18
 8000f9e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d04d      	beq.n	8001046 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f003 0304 	and.w	r3, r3, #4
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d048      	beq.n	8001046 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb8:	f003 0310 	and.w	r3, r3, #16
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d105      	bne.n	8000fcc <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fc4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8000fd6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8000fda:	d012      	beq.n	8001002 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d125      	bne.n	8001036 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000ff4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000ff8:	d11d      	bne.n	8001036 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d119      	bne.n	8001036 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	685a      	ldr	r2, [r3, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001010:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001016:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001026:	2b00      	cmp	r3, #0
 8001028:	d105      	bne.n	8001036 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800102e:	f043 0201 	orr.w	r2, r3, #1
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f000 fadc 	bl	80015f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f06f 020c 	mvn.w	r2, #12
 8001044:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800104c:	2b00      	cmp	r3, #0
 800104e:	d012      	beq.n	8001076 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	2b00      	cmp	r3, #0
 8001058:	d00d      	beq.n	8001076 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f000 f809 	bl	800107e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f06f 0201 	mvn.w	r2, #1
 8001074:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800107e:	b480      	push	{r7}
 8001080:	b083      	sub	sp, #12
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr

08001090 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr
	...

080010a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010ae:	2300      	movs	r3, #0
 80010b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d101      	bne.n	80010c4 <HAL_ADC_ConfigChannel+0x20>
 80010c0:	2302      	movs	r3, #2
 80010c2:	e0dc      	b.n	800127e <HAL_ADC_ConfigChannel+0x1da>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	2b06      	cmp	r3, #6
 80010d2:	d81c      	bhi.n	800110e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685a      	ldr	r2, [r3, #4]
 80010de:	4613      	mov	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	3b05      	subs	r3, #5
 80010e6:	221f      	movs	r2, #31
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	4019      	ands	r1, r3
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	6818      	ldr	r0, [r3, #0]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685a      	ldr	r2, [r3, #4]
 80010f8:	4613      	mov	r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	4413      	add	r3, r2
 80010fe:	3b05      	subs	r3, #5
 8001100:	fa00 f203 	lsl.w	r2, r0, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	430a      	orrs	r2, r1
 800110a:	635a      	str	r2, [r3, #52]	; 0x34
 800110c:	e03c      	b.n	8001188 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	2b0c      	cmp	r3, #12
 8001114:	d81c      	bhi.n	8001150 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685a      	ldr	r2, [r3, #4]
 8001120:	4613      	mov	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	3b23      	subs	r3, #35	; 0x23
 8001128:	221f      	movs	r2, #31
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	4019      	ands	r1, r3
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	6818      	ldr	r0, [r3, #0]
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685a      	ldr	r2, [r3, #4]
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	3b23      	subs	r3, #35	; 0x23
 8001142:	fa00 f203 	lsl.w	r2, r0, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	430a      	orrs	r2, r1
 800114c:	631a      	str	r2, [r3, #48]	; 0x30
 800114e:	e01b      	b.n	8001188 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685a      	ldr	r2, [r3, #4]
 800115a:	4613      	mov	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	4413      	add	r3, r2
 8001160:	3b41      	subs	r3, #65	; 0x41
 8001162:	221f      	movs	r2, #31
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	4019      	ands	r1, r3
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	6818      	ldr	r0, [r3, #0]
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685a      	ldr	r2, [r3, #4]
 8001174:	4613      	mov	r3, r2
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	4413      	add	r3, r2
 800117a:	3b41      	subs	r3, #65	; 0x41
 800117c:	fa00 f203 	lsl.w	r2, r0, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	430a      	orrs	r2, r1
 8001186:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b09      	cmp	r3, #9
 800118e:	d91c      	bls.n	80011ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	68d9      	ldr	r1, [r3, #12]
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	4613      	mov	r3, r2
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	4413      	add	r3, r2
 80011a0:	3b1e      	subs	r3, #30
 80011a2:	2207      	movs	r2, #7
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	4019      	ands	r1, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	6898      	ldr	r0, [r3, #8]
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4613      	mov	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	4413      	add	r3, r2
 80011ba:	3b1e      	subs	r3, #30
 80011bc:	fa00 f203 	lsl.w	r2, r0, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	430a      	orrs	r2, r1
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	e019      	b.n	80011fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6919      	ldr	r1, [r3, #16]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	2207      	movs	r2, #7
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	4019      	ands	r1, r3
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	6898      	ldr	r0, [r3, #8]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4613      	mov	r3, r2
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	4413      	add	r3, r2
 80011f2:	fa00 f203 	lsl.w	r2, r0, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b10      	cmp	r3, #16
 8001204:	d003      	beq.n	800120e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800120a:	2b11      	cmp	r3, #17
 800120c:	d132      	bne.n	8001274 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a1d      	ldr	r2, [pc, #116]	; (8001288 <HAL_ADC_ConfigChannel+0x1e4>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d125      	bne.n	8001264 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d126      	bne.n	8001274 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	689a      	ldr	r2, [r3, #8]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001234:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2b10      	cmp	r3, #16
 800123c:	d11a      	bne.n	8001274 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800123e:	4b13      	ldr	r3, [pc, #76]	; (800128c <HAL_ADC_ConfigChannel+0x1e8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a13      	ldr	r2, [pc, #76]	; (8001290 <HAL_ADC_ConfigChannel+0x1ec>)
 8001244:	fba2 2303 	umull	r2, r3, r2, r3
 8001248:	0c9a      	lsrs	r2, r3, #18
 800124a:	4613      	mov	r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	4413      	add	r3, r2
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001254:	e002      	b.n	800125c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	3b01      	subs	r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f9      	bne.n	8001256 <HAL_ADC_ConfigChannel+0x1b2>
 8001262:	e007      	b.n	8001274 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001268:	f043 0220 	orr.w	r2, r3, #32
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800127c:	7bfb      	ldrb	r3, [r7, #15]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	40012400 	.word	0x40012400
 800128c:	20000004 	.word	0x20000004
 8001290:	431bde83 	.word	0x431bde83

08001294 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d040      	beq.n	8001334 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f042 0201 	orr.w	r2, r2, #1
 80012c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80012c2:	4b1f      	ldr	r3, [pc, #124]	; (8001340 <ADC_Enable+0xac>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a1f      	ldr	r2, [pc, #124]	; (8001344 <ADC_Enable+0xb0>)
 80012c8:	fba2 2303 	umull	r2, r3, r2, r3
 80012cc:	0c9b      	lsrs	r3, r3, #18
 80012ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80012d0:	e002      	b.n	80012d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1f9      	bne.n	80012d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80012de:	f7ff fbdf 	bl	8000aa0 <HAL_GetTick>
 80012e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80012e4:	e01f      	b.n	8001326 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80012e6:	f7ff fbdb 	bl	8000aa0 <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d918      	bls.n	8001326 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d011      	beq.n	8001326 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001306:	f043 0210 	orr.w	r2, r3, #16
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001312:	f043 0201 	orr.w	r2, r3, #1
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e007      	b.n	8001336 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b01      	cmp	r3, #1
 8001332:	d1d8      	bne.n	80012e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000004 	.word	0x20000004
 8001344:	431bde83 	.word	0x431bde83

08001348 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	2b01      	cmp	r3, #1
 8001360:	d12e      	bne.n	80013c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f022 0201 	bic.w	r2, r2, #1
 8001370:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001372:	f7ff fb95 	bl	8000aa0 <HAL_GetTick>
 8001376:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001378:	e01b      	b.n	80013b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800137a:	f7ff fb91 	bl	8000aa0 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d914      	bls.n	80013b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b01      	cmp	r3, #1
 8001394:	d10d      	bne.n	80013b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800139a:	f043 0210 	orr.w	r2, r3, #16
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a6:	f043 0201 	orr.w	r2, r3, #1
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e007      	b.n	80013c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d0dc      	beq.n	800137a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b084      	sub	sp, #16
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d127      	bne.n	8001434 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80013fa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80013fe:	d115      	bne.n	800142c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001404:	2b00      	cmp	r3, #0
 8001406:	d111      	bne.n	800142c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800140c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001418:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d105      	bne.n	800142c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001424:	f043 0201 	orr.w	r2, r3, #1
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800142c:	68f8      	ldr	r0, [r7, #12]
 800142e:	f7fe fefd 	bl	800022c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001432:	e004      	b.n	800143e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	6a1b      	ldr	r3, [r3, #32]
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	4798      	blx	r3
}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001452:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001454:	68f8      	ldr	r0, [r7, #12]
 8001456:	f7fe fecf 	bl	80001f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b084      	sub	sp, #16
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001474:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001480:	f043 0204 	orr.w	r2, r3, #4
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff fe01 	bl	8001090 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b087      	sub	sp, #28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a0:	2300      	movs	r3, #0
 80014a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d101      	bne.n	80014b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80014b2:	2302      	movs	r3, #2
 80014b4:	e097      	b.n	80015e6 <HAL_ADCEx_Calibration_Start+0x14e>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ff42 	bl	8001348 <ADC_ConversionStop_Disable>
 80014c4:	4603      	mov	r3, r0
 80014c6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff fee3 	bl	8001294 <ADC_Enable>
 80014ce:	4603      	mov	r3, r0
 80014d0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80014d2:	7dfb      	ldrb	r3, [r7, #23]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	f040 8081 	bne.w	80015dc <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014e2:	f023 0302 	bic.w	r3, r3, #2
 80014e6:	f043 0202 	orr.w	r2, r3, #2
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80014ee:	4b40      	ldr	r3, [pc, #256]	; (80015f0 <HAL_ADCEx_Calibration_Start+0x158>)
 80014f0:	681c      	ldr	r4, [r3, #0]
 80014f2:	2002      	movs	r0, #2
 80014f4:	f001 fa26 	bl	8002944 <HAL_RCCEx_GetPeriphCLKFreq>
 80014f8:	4603      	mov	r3, r0
 80014fa:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80014fe:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001500:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001502:	e002      	b.n	800150a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	3b01      	subs	r3, #1
 8001508:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f9      	bne.n	8001504 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0208 	orr.w	r2, r2, #8
 800151e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001520:	f7ff fabe 	bl	8000aa0 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001526:	e01b      	b.n	8001560 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001528:	f7ff faba 	bl	8000aa0 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b0a      	cmp	r3, #10
 8001534:	d914      	bls.n	8001560 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f003 0308 	and.w	r3, r3, #8
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00d      	beq.n	8001560 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	f023 0312 	bic.w	r3, r3, #18
 800154c:	f043 0210 	orr.w	r2, r3, #16
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e042      	b.n	80015e6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1dc      	bne.n	8001528 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 0204 	orr.w	r2, r2, #4
 800157c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800157e:	f7ff fa8f 	bl	8000aa0 <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001584:	e01b      	b.n	80015be <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001586:	f7ff fa8b 	bl	8000aa0 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b0a      	cmp	r3, #10
 8001592:	d914      	bls.n	80015be <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00d      	beq.n	80015be <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a6:	f023 0312 	bic.w	r3, r3, #18
 80015aa:	f043 0210 	orr.w	r2, r3, #16
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e013      	b.n	80015e6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 0304 	and.w	r3, r3, #4
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1dc      	bne.n	8001586 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d0:	f023 0303 	bic.w	r3, r3, #3
 80015d4:	f043 0201 	orr.w	r2, r3, #1
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	371c      	adds	r7, #28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd90      	pop	{r4, r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
	...

08001608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001618:	4b0c      	ldr	r3, [pc, #48]	; (800164c <__NVIC_SetPriorityGrouping+0x44>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001624:	4013      	ands	r3, r2
 8001626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800163a:	4a04      	ldr	r2, [pc, #16]	; (800164c <__NVIC_SetPriorityGrouping+0x44>)
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	60d3      	str	r3, [r2, #12]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <__NVIC_GetPriorityGrouping+0x18>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	0a1b      	lsrs	r3, r3, #8
 800165a:	f003 0307 	and.w	r3, r3, #7
}
 800165e:	4618      	mov	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	2b00      	cmp	r3, #0
 800167c:	db0b      	blt.n	8001696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	f003 021f 	and.w	r2, r3, #31
 8001684:	4906      	ldr	r1, [pc, #24]	; (80016a0 <__NVIC_EnableIRQ+0x34>)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	095b      	lsrs	r3, r3, #5
 800168c:	2001      	movs	r0, #1
 800168e:	fa00 f202 	lsl.w	r2, r0, r2
 8001692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	e000e100 	.word	0xe000e100

080016a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	db0a      	blt.n	80016ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	490c      	ldr	r1, [pc, #48]	; (80016f0 <__NVIC_SetPriority+0x4c>)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	440b      	add	r3, r1
 80016c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016cc:	e00a      	b.n	80016e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4908      	ldr	r1, [pc, #32]	; (80016f4 <__NVIC_SetPriority+0x50>)
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	3b04      	subs	r3, #4
 80016dc:	0112      	lsls	r2, r2, #4
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	440b      	add	r3, r1
 80016e2:	761a      	strb	r2, [r3, #24]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	e000e100 	.word	0xe000e100
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	; 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f1c3 0307 	rsb	r3, r3, #7
 8001712:	2b04      	cmp	r3, #4
 8001714:	bf28      	it	cs
 8001716:	2304      	movcs	r3, #4
 8001718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	3304      	adds	r3, #4
 800171e:	2b06      	cmp	r3, #6
 8001720:	d902      	bls.n	8001728 <NVIC_EncodePriority+0x30>
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3b03      	subs	r3, #3
 8001726:	e000      	b.n	800172a <NVIC_EncodePriority+0x32>
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	f04f 32ff 	mov.w	r2, #4294967295
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43da      	mvns	r2, r3
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	401a      	ands	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001740:	f04f 31ff 	mov.w	r1, #4294967295
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	43d9      	mvns	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	4313      	orrs	r3, r2
         );
}
 8001752:	4618      	mov	r0, r3
 8001754:	3724      	adds	r7, #36	; 0x24
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800176c:	d301      	bcc.n	8001772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176e:	2301      	movs	r3, #1
 8001770:	e00f      	b.n	8001792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001772:	4a0a      	ldr	r2, [pc, #40]	; (800179c <SysTick_Config+0x40>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800177a:	210f      	movs	r1, #15
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f7ff ff90 	bl	80016a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <SysTick_Config+0x40>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800178a:	4b04      	ldr	r3, [pc, #16]	; (800179c <SysTick_Config+0x40>)
 800178c:	2207      	movs	r2, #7
 800178e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	e000e010 	.word	0xe000e010

080017a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff ff2d 	bl	8001608 <__NVIC_SetPriorityGrouping>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b086      	sub	sp, #24
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	4603      	mov	r3, r0
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
 80017c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c8:	f7ff ff42 	bl	8001650 <__NVIC_GetPriorityGrouping>
 80017cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	6978      	ldr	r0, [r7, #20]
 80017d4:	f7ff ff90 	bl	80016f8 <NVIC_EncodePriority>
 80017d8:	4602      	mov	r2, r0
 80017da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff5f 	bl	80016a4 <__NVIC_SetPriority>
}
 80017e6:	bf00      	nop
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b082      	sub	sp, #8
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff ff35 	bl	800166c <__NVIC_EnableIRQ>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ffa2 	bl	800175c <SysTick_Config>
 8001818:	4603      	mov	r3, r0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e043      	b.n	80018c2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	4b22      	ldr	r3, [pc, #136]	; (80018cc <HAL_DMA_Init+0xa8>)
 8001842:	4413      	add	r3, r2
 8001844:	4a22      	ldr	r2, [pc, #136]	; (80018d0 <HAL_DMA_Init+0xac>)
 8001846:	fba2 2303 	umull	r2, r3, r2, r3
 800184a:	091b      	lsrs	r3, r3, #4
 800184c:	009a      	lsls	r2, r3, #2
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a1f      	ldr	r2, [pc, #124]	; (80018d4 <HAL_DMA_Init+0xb0>)
 8001856:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2202      	movs	r2, #2
 800185c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800186e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001872:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800187c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001888:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001894:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	bffdfff8 	.word	0xbffdfff8
 80018d0:	cccccccd 	.word	0xcccccccd
 80018d4:	40020000 	.word	0x40020000

080018d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
 80018e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018e6:	2300      	movs	r3, #0
 80018e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d101      	bne.n	80018f8 <HAL_DMA_Start_IT+0x20>
 80018f4:	2302      	movs	r3, #2
 80018f6:	e04b      	b.n	8001990 <HAL_DMA_Start_IT+0xb8>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b01      	cmp	r3, #1
 800190a:	d13a      	bne.n	8001982 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2202      	movs	r2, #2
 8001910:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2200      	movs	r2, #0
 8001918:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f022 0201 	bic.w	r2, r2, #1
 8001928:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	68b9      	ldr	r1, [r7, #8]
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f000 f973 	bl	8001c1c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193a:	2b00      	cmp	r3, #0
 800193c:	d008      	beq.n	8001950 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f042 020e 	orr.w	r2, r2, #14
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	e00f      	b.n	8001970 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0204 	bic.w	r2, r2, #4
 800195e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f042 020a 	orr.w	r2, r2, #10
 800196e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f042 0201 	orr.w	r2, r2, #1
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	e005      	b.n	800198e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800198a:	2302      	movs	r3, #2
 800198c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800198e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019a0:	2300      	movs	r3, #0
 80019a2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d008      	beq.n	80019c2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2204      	movs	r2, #4
 80019b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e020      	b.n	8001a04 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 020e 	bic.w	r2, r2, #14
 80019d0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f022 0201 	bic.w	r2, r2, #1
 80019e0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ea:	2101      	movs	r1, #1
 80019ec:	fa01 f202 	lsl.w	r2, r1, r2
 80019f0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2201      	movs	r2, #1
 80019f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
	...

08001a10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2c:	2204      	movs	r2, #4
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d04f      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0xc8>
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d04a      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0320 	and.w	r3, r3, #32
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d107      	bne.n	8001a60 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 0204 	bic.w	r2, r2, #4
 8001a5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a66      	ldr	r2, [pc, #408]	; (8001c00 <HAL_DMA_IRQHandler+0x1f0>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d029      	beq.n	8001abe <HAL_DMA_IRQHandler+0xae>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a65      	ldr	r2, [pc, #404]	; (8001c04 <HAL_DMA_IRQHandler+0x1f4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d022      	beq.n	8001aba <HAL_DMA_IRQHandler+0xaa>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a63      	ldr	r2, [pc, #396]	; (8001c08 <HAL_DMA_IRQHandler+0x1f8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d01a      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0xa4>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a62      	ldr	r2, [pc, #392]	; (8001c0c <HAL_DMA_IRQHandler+0x1fc>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d012      	beq.n	8001aae <HAL_DMA_IRQHandler+0x9e>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a60      	ldr	r2, [pc, #384]	; (8001c10 <HAL_DMA_IRQHandler+0x200>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d00a      	beq.n	8001aa8 <HAL_DMA_IRQHandler+0x98>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a5f      	ldr	r2, [pc, #380]	; (8001c14 <HAL_DMA_IRQHandler+0x204>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d102      	bne.n	8001aa2 <HAL_DMA_IRQHandler+0x92>
 8001a9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001aa0:	e00e      	b.n	8001ac0 <HAL_DMA_IRQHandler+0xb0>
 8001aa2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001aa6:	e00b      	b.n	8001ac0 <HAL_DMA_IRQHandler+0xb0>
 8001aa8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001aac:	e008      	b.n	8001ac0 <HAL_DMA_IRQHandler+0xb0>
 8001aae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ab2:	e005      	b.n	8001ac0 <HAL_DMA_IRQHandler+0xb0>
 8001ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ab8:	e002      	b.n	8001ac0 <HAL_DMA_IRQHandler+0xb0>
 8001aba:	2340      	movs	r3, #64	; 0x40
 8001abc:	e000      	b.n	8001ac0 <HAL_DMA_IRQHandler+0xb0>
 8001abe:	2304      	movs	r3, #4
 8001ac0:	4a55      	ldr	r2, [pc, #340]	; (8001c18 <HAL_DMA_IRQHandler+0x208>)
 8001ac2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 8094 	beq.w	8001bf6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001ad6:	e08e      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	2202      	movs	r2, #2
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d056      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x186>
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d051      	beq.n	8001b96 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0320 	and.w	r3, r3, #32
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d10b      	bne.n	8001b18 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f022 020a 	bic.w	r2, r2, #10
 8001b0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a38      	ldr	r2, [pc, #224]	; (8001c00 <HAL_DMA_IRQHandler+0x1f0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d029      	beq.n	8001b76 <HAL_DMA_IRQHandler+0x166>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a37      	ldr	r2, [pc, #220]	; (8001c04 <HAL_DMA_IRQHandler+0x1f4>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d022      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x162>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a35      	ldr	r2, [pc, #212]	; (8001c08 <HAL_DMA_IRQHandler+0x1f8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d01a      	beq.n	8001b6c <HAL_DMA_IRQHandler+0x15c>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a34      	ldr	r2, [pc, #208]	; (8001c0c <HAL_DMA_IRQHandler+0x1fc>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d012      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x156>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a32      	ldr	r2, [pc, #200]	; (8001c10 <HAL_DMA_IRQHandler+0x200>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d00a      	beq.n	8001b60 <HAL_DMA_IRQHandler+0x150>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a31      	ldr	r2, [pc, #196]	; (8001c14 <HAL_DMA_IRQHandler+0x204>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d102      	bne.n	8001b5a <HAL_DMA_IRQHandler+0x14a>
 8001b54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b58:	e00e      	b.n	8001b78 <HAL_DMA_IRQHandler+0x168>
 8001b5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b5e:	e00b      	b.n	8001b78 <HAL_DMA_IRQHandler+0x168>
 8001b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b64:	e008      	b.n	8001b78 <HAL_DMA_IRQHandler+0x168>
 8001b66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b6a:	e005      	b.n	8001b78 <HAL_DMA_IRQHandler+0x168>
 8001b6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b70:	e002      	b.n	8001b78 <HAL_DMA_IRQHandler+0x168>
 8001b72:	2320      	movs	r3, #32
 8001b74:	e000      	b.n	8001b78 <HAL_DMA_IRQHandler+0x168>
 8001b76:	2302      	movs	r3, #2
 8001b78:	4a27      	ldr	r2, [pc, #156]	; (8001c18 <HAL_DMA_IRQHandler+0x208>)
 8001b7a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d034      	beq.n	8001bf6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001b94:	e02f      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	409a      	lsls	r2, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d028      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x1e8>
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d023      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f022 020e 	bic.w	r2, r2, #14
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc8:	2101      	movs	r1, #1
 8001bca:	fa01 f202 	lsl.w	r2, r1, r2
 8001bce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d004      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	4798      	blx	r3
    }
  }
  return;
 8001bf6:	bf00      	nop
 8001bf8:	bf00      	nop
}
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40020008 	.word	0x40020008
 8001c04:	4002001c 	.word	0x4002001c
 8001c08:	40020030 	.word	0x40020030
 8001c0c:	40020044 	.word	0x40020044
 8001c10:	40020058 	.word	0x40020058
 8001c14:	4002006c 	.word	0x4002006c
 8001c18:	40020000 	.word	0x40020000

08001c1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c32:	2101      	movs	r1, #1
 8001c34:	fa01 f202 	lsl.w	r2, r1, r2
 8001c38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b10      	cmp	r3, #16
 8001c48:	d108      	bne.n	8001c5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c5a:	e007      	b.n	8001c6c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	60da      	str	r2, [r3, #12]
}
 8001c6c:	bf00      	nop
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
	...

08001c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b08b      	sub	sp, #44	; 0x2c
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c82:	2300      	movs	r3, #0
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e169      	b.n	8001f60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	69fa      	ldr	r2, [r7, #28]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	f040 8158 	bne.w	8001f5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4a9a      	ldr	r2, [pc, #616]	; (8001f18 <HAL_GPIO_Init+0x2a0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d05e      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cb4:	4a98      	ldr	r2, [pc, #608]	; (8001f18 <HAL_GPIO_Init+0x2a0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d875      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cba:	4a98      	ldr	r2, [pc, #608]	; (8001f1c <HAL_GPIO_Init+0x2a4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d058      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cc0:	4a96      	ldr	r2, [pc, #600]	; (8001f1c <HAL_GPIO_Init+0x2a4>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d86f      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cc6:	4a96      	ldr	r2, [pc, #600]	; (8001f20 <HAL_GPIO_Init+0x2a8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d052      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001ccc:	4a94      	ldr	r2, [pc, #592]	; (8001f20 <HAL_GPIO_Init+0x2a8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d869      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cd2:	4a94      	ldr	r2, [pc, #592]	; (8001f24 <HAL_GPIO_Init+0x2ac>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d04c      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001cd8:	4a92      	ldr	r2, [pc, #584]	; (8001f24 <HAL_GPIO_Init+0x2ac>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d863      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cde:	4a92      	ldr	r2, [pc, #584]	; (8001f28 <HAL_GPIO_Init+0x2b0>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d046      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
 8001ce4:	4a90      	ldr	r2, [pc, #576]	; (8001f28 <HAL_GPIO_Init+0x2b0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d85d      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cea:	2b12      	cmp	r3, #18
 8001cec:	d82a      	bhi.n	8001d44 <HAL_GPIO_Init+0xcc>
 8001cee:	2b12      	cmp	r3, #18
 8001cf0:	d859      	bhi.n	8001da6 <HAL_GPIO_Init+0x12e>
 8001cf2:	a201      	add	r2, pc, #4	; (adr r2, 8001cf8 <HAL_GPIO_Init+0x80>)
 8001cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf8:	08001d73 	.word	0x08001d73
 8001cfc:	08001d4d 	.word	0x08001d4d
 8001d00:	08001d5f 	.word	0x08001d5f
 8001d04:	08001da1 	.word	0x08001da1
 8001d08:	08001da7 	.word	0x08001da7
 8001d0c:	08001da7 	.word	0x08001da7
 8001d10:	08001da7 	.word	0x08001da7
 8001d14:	08001da7 	.word	0x08001da7
 8001d18:	08001da7 	.word	0x08001da7
 8001d1c:	08001da7 	.word	0x08001da7
 8001d20:	08001da7 	.word	0x08001da7
 8001d24:	08001da7 	.word	0x08001da7
 8001d28:	08001da7 	.word	0x08001da7
 8001d2c:	08001da7 	.word	0x08001da7
 8001d30:	08001da7 	.word	0x08001da7
 8001d34:	08001da7 	.word	0x08001da7
 8001d38:	08001da7 	.word	0x08001da7
 8001d3c:	08001d55 	.word	0x08001d55
 8001d40:	08001d69 	.word	0x08001d69
 8001d44:	4a79      	ldr	r2, [pc, #484]	; (8001f2c <HAL_GPIO_Init+0x2b4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d013      	beq.n	8001d72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d4a:	e02c      	b.n	8001da6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	623b      	str	r3, [r7, #32]
          break;
 8001d52:	e029      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	623b      	str	r3, [r7, #32]
          break;
 8001d5c:	e024      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	3308      	adds	r3, #8
 8001d64:	623b      	str	r3, [r7, #32]
          break;
 8001d66:	e01f      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	330c      	adds	r3, #12
 8001d6e:	623b      	str	r3, [r7, #32]
          break;
 8001d70:	e01a      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d102      	bne.n	8001d80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	623b      	str	r3, [r7, #32]
          break;
 8001d7e:	e013      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d105      	bne.n	8001d94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	611a      	str	r2, [r3, #16]
          break;
 8001d92:	e009      	b.n	8001da8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d94:	2308      	movs	r3, #8
 8001d96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	615a      	str	r2, [r3, #20]
          break;
 8001d9e:	e003      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001da0:	2300      	movs	r3, #0
 8001da2:	623b      	str	r3, [r7, #32]
          break;
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x130>
          break;
 8001da6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2bff      	cmp	r3, #255	; 0xff
 8001dac:	d801      	bhi.n	8001db2 <HAL_GPIO_Init+0x13a>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	e001      	b.n	8001db6 <HAL_GPIO_Init+0x13e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3304      	adds	r3, #4
 8001db6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2bff      	cmp	r3, #255	; 0xff
 8001dbc:	d802      	bhi.n	8001dc4 <HAL_GPIO_Init+0x14c>
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	e002      	b.n	8001dca <HAL_GPIO_Init+0x152>
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	3b08      	subs	r3, #8
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	210f      	movs	r1, #15
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	401a      	ands	r2, r3
 8001ddc:	6a39      	ldr	r1, [r7, #32]
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	fa01 f303 	lsl.w	r3, r1, r3
 8001de4:	431a      	orrs	r2, r3
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 80b1 	beq.w	8001f5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001df8:	4b4d      	ldr	r3, [pc, #308]	; (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a4c      	ldr	r2, [pc, #304]	; (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b4a      	ldr	r3, [pc, #296]	; (8001f30 <HAL_GPIO_Init+0x2b8>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e10:	4a48      	ldr	r2, [pc, #288]	; (8001f34 <HAL_GPIO_Init+0x2bc>)
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	089b      	lsrs	r3, r3, #2
 8001e16:	3302      	adds	r3, #2
 8001e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4013      	ands	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a40      	ldr	r2, [pc, #256]	; (8001f38 <HAL_GPIO_Init+0x2c0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d013      	beq.n	8001e64 <HAL_GPIO_Init+0x1ec>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a3f      	ldr	r2, [pc, #252]	; (8001f3c <HAL_GPIO_Init+0x2c4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d00d      	beq.n	8001e60 <HAL_GPIO_Init+0x1e8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a3e      	ldr	r2, [pc, #248]	; (8001f40 <HAL_GPIO_Init+0x2c8>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d007      	beq.n	8001e5c <HAL_GPIO_Init+0x1e4>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a3d      	ldr	r2, [pc, #244]	; (8001f44 <HAL_GPIO_Init+0x2cc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_GPIO_Init+0x1e0>
 8001e54:	2303      	movs	r3, #3
 8001e56:	e006      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e58:	2304      	movs	r3, #4
 8001e5a:	e004      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e002      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <HAL_GPIO_Init+0x1ee>
 8001e64:	2300      	movs	r3, #0
 8001e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e68:	f002 0203 	and.w	r2, r2, #3
 8001e6c:	0092      	lsls	r2, r2, #2
 8001e6e:	4093      	lsls	r3, r2
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e76:	492f      	ldr	r1, [pc, #188]	; (8001f34 <HAL_GPIO_Init+0x2bc>)
 8001e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d006      	beq.n	8001e9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e90:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	492c      	ldr	r1, [pc, #176]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	608b      	str	r3, [r1, #8]
 8001e9c:	e006      	b.n	8001eac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e9e:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	4928      	ldr	r1, [pc, #160]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eb8:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	4922      	ldr	r1, [pc, #136]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60cb      	str	r3, [r1, #12]
 8001ec4:	e006      	b.n	8001ed4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	491e      	ldr	r1, [pc, #120]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	4918      	ldr	r1, [pc, #96]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	604b      	str	r3, [r1, #4]
 8001eec:	e006      	b.n	8001efc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eee:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ef0:	685a      	ldr	r2, [r3, #4]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	4914      	ldr	r1, [pc, #80]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d021      	beq.n	8001f4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	490e      	ldr	r1, [pc, #56]	; (8001f48 <HAL_GPIO_Init+0x2d0>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	600b      	str	r3, [r1, #0]
 8001f14:	e021      	b.n	8001f5a <HAL_GPIO_Init+0x2e2>
 8001f16:	bf00      	nop
 8001f18:	10320000 	.word	0x10320000
 8001f1c:	10310000 	.word	0x10310000
 8001f20:	10220000 	.word	0x10220000
 8001f24:	10210000 	.word	0x10210000
 8001f28:	10120000 	.word	0x10120000
 8001f2c:	10110000 	.word	0x10110000
 8001f30:	40021000 	.word	0x40021000
 8001f34:	40010000 	.word	0x40010000
 8001f38:	40010800 	.word	0x40010800
 8001f3c:	40010c00 	.word	0x40010c00
 8001f40:	40011000 	.word	0x40011000
 8001f44:	40011400 	.word	0x40011400
 8001f48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_GPIO_Init+0x304>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	4909      	ldr	r1, [pc, #36]	; (8001f7c <HAL_GPIO_Init+0x304>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f47f ae8e 	bne.w	8001c8c <HAL_GPIO_Init+0x14>
  }
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	372c      	adds	r7, #44	; 0x2c
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40010400 	.word	0x40010400

08001f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	807b      	strh	r3, [r7, #2]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f90:	787b      	ldrb	r3, [r7, #1]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f96:	887a      	ldrh	r2, [r7, #2]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f9c:	e003      	b.n	8001fa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f9e:	887b      	ldrh	r3, [r7, #2]
 8001fa0:	041a      	lsls	r2, r3, #16
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	611a      	str	r2, [r3, #16]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fba:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fbc:	695a      	ldr	r2, [r3, #20]
 8001fbe:	88fb      	ldrh	r3, [r7, #6]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d006      	beq.n	8001fd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fc6:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fc8:	88fb      	ldrh	r3, [r7, #6]
 8001fca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fcc:	88fb      	ldrh	r3, [r7, #6]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe f948 	bl	8000264 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fd4:	bf00      	nop
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40010400 	.word	0x40010400

08001fe0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e272      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 8087 	beq.w	800210e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002000:	4b92      	ldr	r3, [pc, #584]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 030c 	and.w	r3, r3, #12
 8002008:	2b04      	cmp	r3, #4
 800200a:	d00c      	beq.n	8002026 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800200c:	4b8f      	ldr	r3, [pc, #572]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 030c 	and.w	r3, r3, #12
 8002014:	2b08      	cmp	r3, #8
 8002016:	d112      	bne.n	800203e <HAL_RCC_OscConfig+0x5e>
 8002018:	4b8c      	ldr	r3, [pc, #560]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002020:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002024:	d10b      	bne.n	800203e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002026:	4b89      	ldr	r3, [pc, #548]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d06c      	beq.n	800210c <HAL_RCC_OscConfig+0x12c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d168      	bne.n	800210c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e24c      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002046:	d106      	bne.n	8002056 <HAL_RCC_OscConfig+0x76>
 8002048:	4b80      	ldr	r3, [pc, #512]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a7f      	ldr	r2, [pc, #508]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800204e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002052:	6013      	str	r3, [r2, #0]
 8002054:	e02e      	b.n	80020b4 <HAL_RCC_OscConfig+0xd4>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10c      	bne.n	8002078 <HAL_RCC_OscConfig+0x98>
 800205e:	4b7b      	ldr	r3, [pc, #492]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a7a      	ldr	r2, [pc, #488]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002064:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	4b78      	ldr	r3, [pc, #480]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a77      	ldr	r2, [pc, #476]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002070:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002074:	6013      	str	r3, [r2, #0]
 8002076:	e01d      	b.n	80020b4 <HAL_RCC_OscConfig+0xd4>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002080:	d10c      	bne.n	800209c <HAL_RCC_OscConfig+0xbc>
 8002082:	4b72      	ldr	r3, [pc, #456]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a71      	ldr	r2, [pc, #452]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002088:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	4b6f      	ldr	r3, [pc, #444]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a6e      	ldr	r2, [pc, #440]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	e00b      	b.n	80020b4 <HAL_RCC_OscConfig+0xd4>
 800209c:	4b6b      	ldr	r3, [pc, #428]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a6a      	ldr	r2, [pc, #424]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80020a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020a6:	6013      	str	r3, [r2, #0]
 80020a8:	4b68      	ldr	r3, [pc, #416]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a67      	ldr	r2, [pc, #412]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80020ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d013      	beq.n	80020e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7fe fcf0 	bl	8000aa0 <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020c4:	f7fe fcec 	bl	8000aa0 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b64      	cmp	r3, #100	; 0x64
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e200      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020d6:	4b5d      	ldr	r3, [pc, #372]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d0f0      	beq.n	80020c4 <HAL_RCC_OscConfig+0xe4>
 80020e2:	e014      	b.n	800210e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e4:	f7fe fcdc 	bl	8000aa0 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020ec:	f7fe fcd8 	bl	8000aa0 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b64      	cmp	r3, #100	; 0x64
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e1ec      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020fe:	4b53      	ldr	r3, [pc, #332]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f0      	bne.n	80020ec <HAL_RCC_OscConfig+0x10c>
 800210a:	e000      	b.n	800210e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800210c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d063      	beq.n	80021e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800211a:	4b4c      	ldr	r3, [pc, #304]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f003 030c 	and.w	r3, r3, #12
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00b      	beq.n	800213e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002126:	4b49      	ldr	r3, [pc, #292]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f003 030c 	and.w	r3, r3, #12
 800212e:	2b08      	cmp	r3, #8
 8002130:	d11c      	bne.n	800216c <HAL_RCC_OscConfig+0x18c>
 8002132:	4b46      	ldr	r3, [pc, #280]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d116      	bne.n	800216c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213e:	4b43      	ldr	r3, [pc, #268]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d005      	beq.n	8002156 <HAL_RCC_OscConfig+0x176>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d001      	beq.n	8002156 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e1c0      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002156:	4b3d      	ldr	r3, [pc, #244]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	4939      	ldr	r1, [pc, #228]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002166:	4313      	orrs	r3, r2
 8002168:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800216a:	e03a      	b.n	80021e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d020      	beq.n	80021b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002174:	4b36      	ldr	r3, [pc, #216]	; (8002250 <HAL_RCC_OscConfig+0x270>)
 8002176:	2201      	movs	r2, #1
 8002178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7fe fc91 	bl	8000aa0 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002182:	f7fe fc8d 	bl	8000aa0 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e1a1      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002194:	4b2d      	ldr	r3, [pc, #180]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0f0      	beq.n	8002182 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a0:	4b2a      	ldr	r3, [pc, #168]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	695b      	ldr	r3, [r3, #20]
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	4927      	ldr	r1, [pc, #156]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	600b      	str	r3, [r1, #0]
 80021b4:	e015      	b.n	80021e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b6:	4b26      	ldr	r3, [pc, #152]	; (8002250 <HAL_RCC_OscConfig+0x270>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021bc:	f7fe fc70 	bl	8000aa0 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c4:	f7fe fc6c 	bl	8000aa0 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e180      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d6:	4b1d      	ldr	r3, [pc, #116]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f0      	bne.n	80021c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d03a      	beq.n	8002264 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d019      	beq.n	800222a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f6:	4b17      	ldr	r3, [pc, #92]	; (8002254 <HAL_RCC_OscConfig+0x274>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fc:	f7fe fc50 	bl	8000aa0 <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002204:	f7fe fc4c 	bl	8000aa0 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b02      	cmp	r3, #2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e160      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002216:	4b0d      	ldr	r3, [pc, #52]	; (800224c <HAL_RCC_OscConfig+0x26c>)
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0f0      	beq.n	8002204 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002222:	2001      	movs	r0, #1
 8002224:	f000 faba 	bl	800279c <RCC_Delay>
 8002228:	e01c      	b.n	8002264 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800222a:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <HAL_RCC_OscConfig+0x274>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002230:	f7fe fc36 	bl	8000aa0 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002236:	e00f      	b.n	8002258 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002238:	f7fe fc32 	bl	8000aa0 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d908      	bls.n	8002258 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e146      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000
 8002250:	42420000 	.word	0x42420000
 8002254:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002258:	4b92      	ldr	r3, [pc, #584]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800225a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1e9      	bne.n	8002238 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 80a6 	beq.w	80023be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002272:	2300      	movs	r3, #0
 8002274:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002276:	4b8b      	ldr	r3, [pc, #556]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10d      	bne.n	800229e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002282:	4b88      	ldr	r3, [pc, #544]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	4a87      	ldr	r2, [pc, #540]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228c:	61d3      	str	r3, [r2, #28]
 800228e:	4b85      	ldr	r3, [pc, #532]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800229a:	2301      	movs	r3, #1
 800229c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229e:	4b82      	ldr	r3, [pc, #520]	; (80024a8 <HAL_RCC_OscConfig+0x4c8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d118      	bne.n	80022dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022aa:	4b7f      	ldr	r3, [pc, #508]	; (80024a8 <HAL_RCC_OscConfig+0x4c8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a7e      	ldr	r2, [pc, #504]	; (80024a8 <HAL_RCC_OscConfig+0x4c8>)
 80022b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022b6:	f7fe fbf3 	bl	8000aa0 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022be:	f7fe fbef 	bl	8000aa0 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b64      	cmp	r3, #100	; 0x64
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e103      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d0:	4b75      	ldr	r3, [pc, #468]	; (80024a8 <HAL_RCC_OscConfig+0x4c8>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0f0      	beq.n	80022be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d106      	bne.n	80022f2 <HAL_RCC_OscConfig+0x312>
 80022e4:	4b6f      	ldr	r3, [pc, #444]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	4a6e      	ldr	r2, [pc, #440]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80022ea:	f043 0301 	orr.w	r3, r3, #1
 80022ee:	6213      	str	r3, [r2, #32]
 80022f0:	e02d      	b.n	800234e <HAL_RCC_OscConfig+0x36e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10c      	bne.n	8002314 <HAL_RCC_OscConfig+0x334>
 80022fa:	4b6a      	ldr	r3, [pc, #424]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	4a69      	ldr	r2, [pc, #420]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002300:	f023 0301 	bic.w	r3, r3, #1
 8002304:	6213      	str	r3, [r2, #32]
 8002306:	4b67      	ldr	r3, [pc, #412]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4a66      	ldr	r2, [pc, #408]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800230c:	f023 0304 	bic.w	r3, r3, #4
 8002310:	6213      	str	r3, [r2, #32]
 8002312:	e01c      	b.n	800234e <HAL_RCC_OscConfig+0x36e>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	2b05      	cmp	r3, #5
 800231a:	d10c      	bne.n	8002336 <HAL_RCC_OscConfig+0x356>
 800231c:	4b61      	ldr	r3, [pc, #388]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800231e:	6a1b      	ldr	r3, [r3, #32]
 8002320:	4a60      	ldr	r2, [pc, #384]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002322:	f043 0304 	orr.w	r3, r3, #4
 8002326:	6213      	str	r3, [r2, #32]
 8002328:	4b5e      	ldr	r3, [pc, #376]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	4a5d      	ldr	r2, [pc, #372]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800232e:	f043 0301 	orr.w	r3, r3, #1
 8002332:	6213      	str	r3, [r2, #32]
 8002334:	e00b      	b.n	800234e <HAL_RCC_OscConfig+0x36e>
 8002336:	4b5b      	ldr	r3, [pc, #364]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	4a5a      	ldr	r2, [pc, #360]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800233c:	f023 0301 	bic.w	r3, r3, #1
 8002340:	6213      	str	r3, [r2, #32]
 8002342:	4b58      	ldr	r3, [pc, #352]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	4a57      	ldr	r2, [pc, #348]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	f023 0304 	bic.w	r3, r3, #4
 800234c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d015      	beq.n	8002382 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002356:	f7fe fba3 	bl	8000aa0 <HAL_GetTick>
 800235a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800235c:	e00a      	b.n	8002374 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800235e:	f7fe fb9f 	bl	8000aa0 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	f241 3288 	movw	r2, #5000	; 0x1388
 800236c:	4293      	cmp	r3, r2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e0b1      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002374:	4b4b      	ldr	r3, [pc, #300]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0ee      	beq.n	800235e <HAL_RCC_OscConfig+0x37e>
 8002380:	e014      	b.n	80023ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002382:	f7fe fb8d 	bl	8000aa0 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002388:	e00a      	b.n	80023a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238a:	f7fe fb89 	bl	8000aa0 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	f241 3288 	movw	r2, #5000	; 0x1388
 8002398:	4293      	cmp	r3, r2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e09b      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a0:	4b40      	ldr	r3, [pc, #256]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1ee      	bne.n	800238a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023ac:	7dfb      	ldrb	r3, [r7, #23]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d105      	bne.n	80023be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b2:	4b3c      	ldr	r3, [pc, #240]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	4a3b      	ldr	r2, [pc, #236]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80023b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f000 8087 	beq.w	80024d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023c8:	4b36      	ldr	r3, [pc, #216]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f003 030c 	and.w	r3, r3, #12
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d061      	beq.n	8002498 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d146      	bne.n	800246a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023dc:	4b33      	ldr	r3, [pc, #204]	; (80024ac <HAL_RCC_OscConfig+0x4cc>)
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e2:	f7fe fb5d 	bl	8000aa0 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ea:	f7fe fb59 	bl	8000aa0 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e06d      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023fc:	4b29      	ldr	r3, [pc, #164]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1f0      	bne.n	80023ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002410:	d108      	bne.n	8002424 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002412:	4b24      	ldr	r3, [pc, #144]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	4921      	ldr	r1, [pc, #132]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002420:	4313      	orrs	r3, r2
 8002422:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002424:	4b1f      	ldr	r3, [pc, #124]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a19      	ldr	r1, [r3, #32]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002434:	430b      	orrs	r3, r1
 8002436:	491b      	ldr	r1, [pc, #108]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 8002438:	4313      	orrs	r3, r2
 800243a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800243c:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <HAL_RCC_OscConfig+0x4cc>)
 800243e:	2201      	movs	r2, #1
 8002440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002442:	f7fe fb2d 	bl	8000aa0 <HAL_GetTick>
 8002446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244a:	f7fe fb29 	bl	8000aa0 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e03d      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0f0      	beq.n	800244a <HAL_RCC_OscConfig+0x46a>
 8002468:	e035      	b.n	80024d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_RCC_OscConfig+0x4cc>)
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002470:	f7fe fb16 	bl	8000aa0 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002478:	f7fe fb12 	bl	8000aa0 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e026      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800248a:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <HAL_RCC_OscConfig+0x4c4>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f0      	bne.n	8002478 <HAL_RCC_OscConfig+0x498>
 8002496:	e01e      	b.n	80024d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d107      	bne.n	80024b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e019      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40007000 	.word	0x40007000
 80024ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_RCC_OscConfig+0x500>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d106      	bne.n	80024d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d001      	beq.n	80024d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40021000 	.word	0x40021000

080024e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0d0      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024f8:	4b6a      	ldr	r3, [pc, #424]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d910      	bls.n	8002528 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002506:	4b67      	ldr	r3, [pc, #412]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f023 0207 	bic.w	r2, r3, #7
 800250e:	4965      	ldr	r1, [pc, #404]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002516:	4b63      	ldr	r3, [pc, #396]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d001      	beq.n	8002528 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e0b8      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d020      	beq.n	8002576 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d005      	beq.n	800254c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002540:	4b59      	ldr	r3, [pc, #356]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	4a58      	ldr	r2, [pc, #352]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800254a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0308 	and.w	r3, r3, #8
 8002554:	2b00      	cmp	r3, #0
 8002556:	d005      	beq.n	8002564 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002558:	4b53      	ldr	r3, [pc, #332]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4a52      	ldr	r2, [pc, #328]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002562:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002564:	4b50      	ldr	r3, [pc, #320]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	494d      	ldr	r1, [pc, #308]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d040      	beq.n	8002604 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d107      	bne.n	800259a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258a:	4b47      	ldr	r3, [pc, #284]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d115      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e07f      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d107      	bne.n	80025b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a2:	4b41      	ldr	r3, [pc, #260]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d109      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e073      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b2:	4b3d      	ldr	r3, [pc, #244]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e06b      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025c2:	4b39      	ldr	r3, [pc, #228]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f023 0203 	bic.w	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4936      	ldr	r1, [pc, #216]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025d4:	f7fe fa64 	bl	8000aa0 <HAL_GetTick>
 80025d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025da:	e00a      	b.n	80025f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025dc:	f7fe fa60 	bl	8000aa0 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e053      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f2:	4b2d      	ldr	r3, [pc, #180]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f003 020c 	and.w	r2, r3, #12
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	429a      	cmp	r2, r3
 8002602:	d1eb      	bne.n	80025dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002604:	4b27      	ldr	r3, [pc, #156]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d210      	bcs.n	8002634 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002612:	4b24      	ldr	r3, [pc, #144]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 0207 	bic.w	r2, r3, #7
 800261a:	4922      	ldr	r1, [pc, #136]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	4313      	orrs	r3, r2
 8002620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002622:	4b20      	ldr	r3, [pc, #128]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	429a      	cmp	r2, r3
 800262e:	d001      	beq.n	8002634 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e032      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d008      	beq.n	8002652 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002640:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	4916      	ldr	r1, [pc, #88]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d009      	beq.n	8002672 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800265e:	4b12      	ldr	r3, [pc, #72]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	490e      	ldr	r1, [pc, #56]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002672:	f000 f821 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8002676:	4602      	mov	r2, r0
 8002678:	4b0b      	ldr	r3, [pc, #44]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	490a      	ldr	r1, [pc, #40]	; (80026ac <HAL_RCC_ClockConfig+0x1c8>)
 8002684:	5ccb      	ldrb	r3, [r1, r3]
 8002686:	fa22 f303 	lsr.w	r3, r2, r3
 800268a:	4a09      	ldr	r2, [pc, #36]	; (80026b0 <HAL_RCC_ClockConfig+0x1cc>)
 800268c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe f9c2 	bl	8000a1c <HAL_InitTick>

  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40022000 	.word	0x40022000
 80026a8:	40021000 	.word	0x40021000
 80026ac:	08006bc4 	.word	0x08006bc4
 80026b0:	20000004 	.word	0x20000004
 80026b4:	20000008 	.word	0x20000008

080026b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	2300      	movs	r3, #0
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
 80026ca:	2300      	movs	r3, #0
 80026cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026d2:	4b1e      	ldr	r3, [pc, #120]	; (800274c <HAL_RCC_GetSysClockFreq+0x94>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 030c 	and.w	r3, r3, #12
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d002      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x30>
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d003      	beq.n	80026ee <HAL_RCC_GetSysClockFreq+0x36>
 80026e6:	e027      	b.n	8002738 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026e8:	4b19      	ldr	r3, [pc, #100]	; (8002750 <HAL_RCC_GetSysClockFreq+0x98>)
 80026ea:	613b      	str	r3, [r7, #16]
      break;
 80026ec:	e027      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	0c9b      	lsrs	r3, r3, #18
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	4a17      	ldr	r2, [pc, #92]	; (8002754 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026f8:	5cd3      	ldrb	r3, [r2, r3]
 80026fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d010      	beq.n	8002728 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002706:	4b11      	ldr	r3, [pc, #68]	; (800274c <HAL_RCC_GetSysClockFreq+0x94>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	0c5b      	lsrs	r3, r3, #17
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	4a11      	ldr	r2, [pc, #68]	; (8002758 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002712:	5cd3      	ldrb	r3, [r2, r3]
 8002714:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a0d      	ldr	r2, [pc, #52]	; (8002750 <HAL_RCC_GetSysClockFreq+0x98>)
 800271a:	fb03 f202 	mul.w	r2, r3, r2
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	fbb2 f3f3 	udiv	r3, r2, r3
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	e004      	b.n	8002732 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a0c      	ldr	r2, [pc, #48]	; (800275c <HAL_RCC_GetSysClockFreq+0xa4>)
 800272c:	fb02 f303 	mul.w	r3, r2, r3
 8002730:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	613b      	str	r3, [r7, #16]
      break;
 8002736:	e002      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002738:	4b05      	ldr	r3, [pc, #20]	; (8002750 <HAL_RCC_GetSysClockFreq+0x98>)
 800273a:	613b      	str	r3, [r7, #16]
      break;
 800273c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800273e:	693b      	ldr	r3, [r7, #16]
}
 8002740:	4618      	mov	r0, r3
 8002742:	371c      	adds	r7, #28
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40021000 	.word	0x40021000
 8002750:	007a1200 	.word	0x007a1200
 8002754:	08006bdc 	.word	0x08006bdc
 8002758:	08006bec 	.word	0x08006bec
 800275c:	003d0900 	.word	0x003d0900

08002760 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002764:	4b02      	ldr	r3, [pc, #8]	; (8002770 <HAL_RCC_GetHCLKFreq+0x10>)
 8002766:	681b      	ldr	r3, [r3, #0]
}
 8002768:	4618      	mov	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr
 8002770:	20000004 	.word	0x20000004

08002774 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002778:	f7ff fff2 	bl	8002760 <HAL_RCC_GetHCLKFreq>
 800277c:	4602      	mov	r2, r0
 800277e:	4b05      	ldr	r3, [pc, #20]	; (8002794 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	0adb      	lsrs	r3, r3, #11
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	4903      	ldr	r1, [pc, #12]	; (8002798 <HAL_RCC_GetPCLK2Freq+0x24>)
 800278a:	5ccb      	ldrb	r3, [r1, r3]
 800278c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002790:	4618      	mov	r0, r3
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40021000 	.word	0x40021000
 8002798:	08006bd4 	.word	0x08006bd4

0800279c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027a4:	4b0a      	ldr	r3, [pc, #40]	; (80027d0 <RCC_Delay+0x34>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a0a      	ldr	r2, [pc, #40]	; (80027d4 <RCC_Delay+0x38>)
 80027aa:	fba2 2303 	umull	r2, r3, r2, r3
 80027ae:	0a5b      	lsrs	r3, r3, #9
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	fb02 f303 	mul.w	r3, r2, r3
 80027b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027b8:	bf00      	nop
  }
  while (Delay --);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	1e5a      	subs	r2, r3, #1
 80027be:	60fa      	str	r2, [r7, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1f9      	bne.n	80027b8 <RCC_Delay+0x1c>
}
 80027c4:	bf00      	nop
 80027c6:	bf00      	nop
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	20000004 	.word	0x20000004
 80027d4:	10624dd3 	.word	0x10624dd3

080027d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d07d      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80027f4:	2300      	movs	r3, #0
 80027f6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027f8:	4b4f      	ldr	r3, [pc, #316]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10d      	bne.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002804:	4b4c      	ldr	r3, [pc, #304]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002806:	69db      	ldr	r3, [r3, #28]
 8002808:	4a4b      	ldr	r2, [pc, #300]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800280a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800280e:	61d3      	str	r3, [r2, #28]
 8002810:	4b49      	ldr	r3, [pc, #292]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002812:	69db      	ldr	r3, [r3, #28]
 8002814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800281c:	2301      	movs	r3, #1
 800281e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002820:	4b46      	ldr	r3, [pc, #280]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002828:	2b00      	cmp	r3, #0
 800282a:	d118      	bne.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800282c:	4b43      	ldr	r3, [pc, #268]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a42      	ldr	r2, [pc, #264]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002832:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002836:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002838:	f7fe f932 	bl	8000aa0 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283e:	e008      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002840:	f7fe f92e 	bl	8000aa0 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b64      	cmp	r3, #100	; 0x64
 800284c:	d901      	bls.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e06d      	b.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002852:	4b3a      	ldr	r3, [pc, #232]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800285e:	4b36      	ldr	r3, [pc, #216]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002866:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d02e      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	429a      	cmp	r2, r3
 800287a:	d027      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800287c:	4b2e      	ldr	r3, [pc, #184]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002884:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002886:	4b2e      	ldr	r3, [pc, #184]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002888:	2201      	movs	r2, #1
 800288a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800288c:	4b2c      	ldr	r3, [pc, #176]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002892:	4a29      	ldr	r2, [pc, #164]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d014      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a2:	f7fe f8fd 	bl	8000aa0 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a8:	e00a      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028aa:	f7fe f8f9 	bl	8000aa0 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e036      	b.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c0:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0ee      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028cc:	4b1a      	ldr	r3, [pc, #104]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	4917      	ldr	r1, [pc, #92]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028de:	7dfb      	ldrb	r3, [r7, #23]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d105      	bne.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e4:	4b14      	ldr	r3, [pc, #80]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028e6:	69db      	ldr	r3, [r3, #28]
 80028e8:	4a13      	ldr	r2, [pc, #76]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028fc:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	490b      	ldr	r1, [pc, #44]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800290a:	4313      	orrs	r3, r2
 800290c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0310 	and.w	r3, r3, #16
 8002916:	2b00      	cmp	r3, #0
 8002918:	d008      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800291a:	4b07      	ldr	r3, [pc, #28]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	4904      	ldr	r1, [pc, #16]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	40021000 	.word	0x40021000
 800293c:	40007000 	.word	0x40007000
 8002940:	42420440 	.word	0x42420440

08002944 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	2300      	movs	r3, #0
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	2300      	movs	r3, #0
 800295e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b10      	cmp	r3, #16
 8002964:	d00a      	beq.n	800297c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b10      	cmp	r3, #16
 800296a:	f200 808a 	bhi.w	8002a82 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d045      	beq.n	8002a00 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b02      	cmp	r3, #2
 8002978:	d075      	beq.n	8002a66 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800297a:	e082      	b.n	8002a82 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800297c:	4b46      	ldr	r3, [pc, #280]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002982:	4b45      	ldr	r3, [pc, #276]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d07b      	beq.n	8002a86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	0c9b      	lsrs	r3, r3, #18
 8002992:	f003 030f 	and.w	r3, r3, #15
 8002996:	4a41      	ldr	r2, [pc, #260]	; (8002a9c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002998:	5cd3      	ldrb	r3, [r2, r3]
 800299a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d015      	beq.n	80029d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029a6:	4b3c      	ldr	r3, [pc, #240]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	0c5b      	lsrs	r3, r3, #17
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	4a3b      	ldr	r2, [pc, #236]	; (8002aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80029b2:	5cd3      	ldrb	r3, [r2, r3]
 80029b4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00d      	beq.n	80029dc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80029c0:	4a38      	ldr	r2, [pc, #224]	; (8002aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	fb02 f303 	mul.w	r3, r2, r3
 80029ce:	61fb      	str	r3, [r7, #28]
 80029d0:	e004      	b.n	80029dc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4a34      	ldr	r2, [pc, #208]	; (8002aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80029d6:	fb02 f303 	mul.w	r3, r2, r3
 80029da:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80029dc:	4b2e      	ldr	r3, [pc, #184]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029e8:	d102      	bne.n	80029f0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	61bb      	str	r3, [r7, #24]
      break;
 80029ee:	e04a      	b.n	8002a86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	4a2d      	ldr	r2, [pc, #180]	; (8002aac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029f6:	fba2 2303 	umull	r2, r3, r2, r3
 80029fa:	085b      	lsrs	r3, r3, #1
 80029fc:	61bb      	str	r3, [r7, #24]
      break;
 80029fe:	e042      	b.n	8002a86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002a00:	4b25      	ldr	r3, [pc, #148]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a10:	d108      	bne.n	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002a1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a20:	61bb      	str	r3, [r7, #24]
 8002a22:	e01f      	b.n	8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a2e:	d109      	bne.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002a30:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002a3c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002a40:	61bb      	str	r3, [r7, #24]
 8002a42:	e00f      	b.n	8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a4e:	d11c      	bne.n	8002a8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002a50:	4b11      	ldr	r3, [pc, #68]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d016      	beq.n	8002a8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002a5c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002a60:	61bb      	str	r3, [r7, #24]
      break;
 8002a62:	e012      	b.n	8002a8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002a64:	e011      	b.n	8002a8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002a66:	f7ff fe85 	bl	8002774 <HAL_RCC_GetPCLK2Freq>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	0b9b      	lsrs	r3, r3, #14
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	3301      	adds	r3, #1
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7e:	61bb      	str	r3, [r7, #24]
      break;
 8002a80:	e004      	b.n	8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a82:	bf00      	nop
 8002a84:	e002      	b.n	8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a86:	bf00      	nop
 8002a88:	e000      	b.n	8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002a8a:	bf00      	nop
    }
  }
  return (frequency);
 8002a8c:	69bb      	ldr	r3, [r7, #24]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3720      	adds	r7, #32
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	08006bf0 	.word	0x08006bf0
 8002aa0:	08006c00 	.word	0x08006c00
 8002aa4:	007a1200 	.word	0x007a1200
 8002aa8:	003d0900 	.word	0x003d0900
 8002aac:	aaaaaaab 	.word	0xaaaaaaab

08002ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e076      	b.n	8002bb0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d108      	bne.n	8002adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ad2:	d009      	beq.n	8002ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	61da      	str	r2, [r3, #28]
 8002ada:	e005      	b.n	8002ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d106      	bne.n	8002b08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7fd fe92 	bl	800082c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b62:	431a      	orrs	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6c:	ea42 0103 	orr.w	r1, r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	0c1a      	lsrs	r2, r3, #16
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f002 0204 	and.w	r2, r2, #4
 8002b8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	69da      	ldr	r2, [r3, #28]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b08c      	sub	sp, #48	; 0x30
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
 8002bc4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_SPI_TransmitReceive+0x26>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e198      	b.n	8002f10 <HAL_SPI_TransmitReceive+0x358>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002be6:	f7fd ff5b 	bl	8000aa0 <HAL_GetTick>
 8002bea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002bfc:	887b      	ldrh	r3, [r7, #2]
 8002bfe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d00f      	beq.n	8002c28 <HAL_SPI_TransmitReceive+0x70>
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c0e:	d107      	bne.n	8002c20 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d103      	bne.n	8002c20 <HAL_SPI_TransmitReceive+0x68>
 8002c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d003      	beq.n	8002c28 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002c20:	2302      	movs	r3, #2
 8002c22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c26:	e16d      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d005      	beq.n	8002c3a <HAL_SPI_TransmitReceive+0x82>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <HAL_SPI_TransmitReceive+0x82>
 8002c34:	887b      	ldrh	r3, [r7, #2]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d103      	bne.n	8002c42 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002c40:	e160      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d003      	beq.n	8002c56 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2205      	movs	r2, #5
 8002c52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	887a      	ldrh	r2, [r7, #2]
 8002c66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	887a      	ldrh	r2, [r7, #2]
 8002c6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	887a      	ldrh	r2, [r7, #2]
 8002c78:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	887a      	ldrh	r2, [r7, #2]
 8002c7e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c96:	2b40      	cmp	r3, #64	; 0x40
 8002c98:	d007      	beq.n	8002caa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ca8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cb2:	d17c      	bne.n	8002dae <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d002      	beq.n	8002cc2 <HAL_SPI_TransmitReceive+0x10a>
 8002cbc:	8b7b      	ldrh	r3, [r7, #26]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d16a      	bne.n	8002d98 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	881a      	ldrh	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	1c9a      	adds	r2, r3, #2
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ce6:	e057      	b.n	8002d98 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d11b      	bne.n	8002d2e <HAL_SPI_TransmitReceive+0x176>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d016      	beq.n	8002d2e <HAL_SPI_TransmitReceive+0x176>
 8002d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d113      	bne.n	8002d2e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	881a      	ldrh	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	1c9a      	adds	r2, r3, #2
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	3b01      	subs	r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d119      	bne.n	8002d70 <HAL_SPI_TransmitReceive+0x1b8>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d014      	beq.n	8002d70 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	b292      	uxth	r2, r2
 8002d52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d58:	1c9a      	adds	r2, r3, #2
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d70:	f7fd fe96 	bl	8000aa0 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d80b      	bhi.n	8002d98 <HAL_SPI_TransmitReceive+0x1e0>
 8002d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d86:	d007      	beq.n	8002d98 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002d96:	e0b5      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1a2      	bne.n	8002ce8 <HAL_SPI_TransmitReceive+0x130>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d19d      	bne.n	8002ce8 <HAL_SPI_TransmitReceive+0x130>
 8002dac:	e080      	b.n	8002eb0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <HAL_SPI_TransmitReceive+0x204>
 8002db6:	8b7b      	ldrh	r3, [r7, #26]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d16f      	bne.n	8002e9c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	330c      	adds	r3, #12
 8002dc6:	7812      	ldrb	r2, [r2, #0]
 8002dc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002de2:	e05b      	b.n	8002e9c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d11c      	bne.n	8002e2c <HAL_SPI_TransmitReceive+0x274>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d017      	beq.n	8002e2c <HAL_SPI_TransmitReceive+0x274>
 8002dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d114      	bne.n	8002e2c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	330c      	adds	r3, #12
 8002e0c:	7812      	ldrb	r2, [r2, #0]
 8002e0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e14:	1c5a      	adds	r2, r3, #1
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d119      	bne.n	8002e6e <HAL_SPI_TransmitReceive+0x2b6>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d014      	beq.n	8002e6e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68da      	ldr	r2, [r3, #12]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4e:	b2d2      	uxtb	r2, r2
 8002e50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e56:	1c5a      	adds	r2, r3, #1
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	3b01      	subs	r3, #1
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e6e:	f7fd fe17 	bl	8000aa0 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d803      	bhi.n	8002e86 <HAL_SPI_TransmitReceive+0x2ce>
 8002e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e84:	d102      	bne.n	8002e8c <HAL_SPI_TransmitReceive+0x2d4>
 8002e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d107      	bne.n	8002e9c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002e9a:	e033      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d19e      	bne.n	8002de4 <HAL_SPI_TransmitReceive+0x22c>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d199      	bne.n	8002de4 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 f8b7 	bl	8003028 <SPI_EndRxTxTransaction>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d006      	beq.n	8002ece <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002ecc:	e01a      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10a      	bne.n	8002eec <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	617b      	str	r3, [r7, #20]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002efa:	e003      	b.n	8002f04 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3730      	adds	r7, #48	; 0x30
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	603b      	str	r3, [r7, #0]
 8002f24:	4613      	mov	r3, r2
 8002f26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f28:	f7fd fdba 	bl	8000aa0 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f30:	1a9b      	subs	r3, r3, r2
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	4413      	add	r3, r2
 8002f36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f38:	f7fd fdb2 	bl	8000aa0 <HAL_GetTick>
 8002f3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f3e:	4b39      	ldr	r3, [pc, #228]	; (8003024 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	015b      	lsls	r3, r3, #5
 8002f44:	0d1b      	lsrs	r3, r3, #20
 8002f46:	69fa      	ldr	r2, [r7, #28]
 8002f48:	fb02 f303 	mul.w	r3, r2, r3
 8002f4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f4e:	e054      	b.n	8002ffa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f56:	d050      	beq.n	8002ffa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f58:	f7fd fda2 	bl	8000aa0 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	69fa      	ldr	r2, [r7, #28]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d902      	bls.n	8002f6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d13d      	bne.n	8002fea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f86:	d111      	bne.n	8002fac <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f90:	d004      	beq.n	8002f9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f9a:	d107      	bne.n	8002fac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002faa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fb4:	d10f      	bne.n	8002fd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e017      	b.n	800301a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4013      	ands	r3, r2
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	429a      	cmp	r2, r3
 8003008:	bf0c      	ite	eq
 800300a:	2301      	moveq	r3, #1
 800300c:	2300      	movne	r3, #0
 800300e:	b2db      	uxtb	r3, r3
 8003010:	461a      	mov	r2, r3
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	429a      	cmp	r2, r3
 8003016:	d19b      	bne.n	8002f50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3720      	adds	r7, #32
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20000004 	.word	0x20000004

08003028 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af02      	add	r7, sp, #8
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2200      	movs	r2, #0
 800303c:	2180      	movs	r1, #128	; 0x80
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f7ff ff6a 	bl	8002f18 <SPI_WaitFlagStateUntilTimeout>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304e:	f043 0220 	orr.w	r2, r3, #32
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e000      	b.n	800305c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e041      	b.n	80030fa <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d106      	bne.n	8003090 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7fd fc1a 	bl	80008c4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2202      	movs	r2, #2
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3304      	adds	r3, #4
 80030a0:	4619      	mov	r1, r3
 80030a2:	4610      	mov	r0, r2
 80030a4:	f000 f92c 	bl	8003300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d109      	bne.n	8003128 <HAL_TIM_OC_Start+0x24>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b01      	cmp	r3, #1
 800311e:	bf14      	ite	ne
 8003120:	2301      	movne	r3, #1
 8003122:	2300      	moveq	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	e022      	b.n	800316e <HAL_TIM_OC_Start+0x6a>
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b04      	cmp	r3, #4
 800312c:	d109      	bne.n	8003142 <HAL_TIM_OC_Start+0x3e>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b01      	cmp	r3, #1
 8003138:	bf14      	ite	ne
 800313a:	2301      	movne	r3, #1
 800313c:	2300      	moveq	r3, #0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	e015      	b.n	800316e <HAL_TIM_OC_Start+0x6a>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2b08      	cmp	r3, #8
 8003146:	d109      	bne.n	800315c <HAL_TIM_OC_Start+0x58>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b01      	cmp	r3, #1
 8003152:	bf14      	ite	ne
 8003154:	2301      	movne	r3, #1
 8003156:	2300      	moveq	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	e008      	b.n	800316e <HAL_TIM_OC_Start+0x6a>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b01      	cmp	r3, #1
 8003166:	bf14      	ite	ne
 8003168:	2301      	movne	r3, #1
 800316a:	2300      	moveq	r3, #0
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e05e      	b.n	8003234 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d104      	bne.n	8003186 <HAL_TIM_OC_Start+0x82>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003184:	e013      	b.n	80031ae <HAL_TIM_OC_Start+0xaa>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b04      	cmp	r3, #4
 800318a:	d104      	bne.n	8003196 <HAL_TIM_OC_Start+0x92>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003194:	e00b      	b.n	80031ae <HAL_TIM_OC_Start+0xaa>
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2b08      	cmp	r3, #8
 800319a:	d104      	bne.n	80031a6 <HAL_TIM_OC_Start+0xa2>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031a4:	e003      	b.n	80031ae <HAL_TIM_OC_Start+0xaa>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2202      	movs	r2, #2
 80031aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2201      	movs	r2, #1
 80031b4:	6839      	ldr	r1, [r7, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 fa8c 	bl	80036d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a1e      	ldr	r2, [pc, #120]	; (800323c <HAL_TIM_OC_Start+0x138>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d107      	bne.n	80031d6 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a18      	ldr	r2, [pc, #96]	; (800323c <HAL_TIM_OC_Start+0x138>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00e      	beq.n	80031fe <HAL_TIM_OC_Start+0xfa>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e8:	d009      	beq.n	80031fe <HAL_TIM_OC_Start+0xfa>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a14      	ldr	r2, [pc, #80]	; (8003240 <HAL_TIM_OC_Start+0x13c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d004      	beq.n	80031fe <HAL_TIM_OC_Start+0xfa>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a12      	ldr	r2, [pc, #72]	; (8003244 <HAL_TIM_OC_Start+0x140>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d111      	bne.n	8003222 <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2b06      	cmp	r3, #6
 800320e:	d010      	beq.n	8003232 <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003220:	e007      	b.n	8003232 <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f042 0201 	orr.w	r2, r2, #1
 8003230:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40012c00 	.word	0x40012c00
 8003240:	40000400 	.word	0x40000400
 8003244:	40000800 	.word	0x40000800

08003248 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003254:	2300      	movs	r3, #0
 8003256:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800325e:	2b01      	cmp	r3, #1
 8003260:	d101      	bne.n	8003266 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003262:	2302      	movs	r3, #2
 8003264:	e048      	b.n	80032f8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2b0c      	cmp	r3, #12
 8003272:	d839      	bhi.n	80032e8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003274:	a201      	add	r2, pc, #4	; (adr r2, 800327c <HAL_TIM_OC_ConfigChannel+0x34>)
 8003276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327a:	bf00      	nop
 800327c:	080032b1 	.word	0x080032b1
 8003280:	080032e9 	.word	0x080032e9
 8003284:	080032e9 	.word	0x080032e9
 8003288:	080032e9 	.word	0x080032e9
 800328c:	080032bf 	.word	0x080032bf
 8003290:	080032e9 	.word	0x080032e9
 8003294:	080032e9 	.word	0x080032e9
 8003298:	080032e9 	.word	0x080032e9
 800329c:	080032cd 	.word	0x080032cd
 80032a0:	080032e9 	.word	0x080032e9
 80032a4:	080032e9 	.word	0x080032e9
 80032a8:	080032e9 	.word	0x080032e9
 80032ac:	080032db 	.word	0x080032db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68b9      	ldr	r1, [r7, #8]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 f884 	bl	80033c4 <TIM_OC1_SetConfig>
      break;
 80032bc:	e017      	b.n	80032ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68b9      	ldr	r1, [r7, #8]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 f8e3 	bl	8003490 <TIM_OC2_SetConfig>
      break;
 80032ca:	e010      	b.n	80032ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68b9      	ldr	r1, [r7, #8]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 f946 	bl	8003564 <TIM_OC3_SetConfig>
      break;
 80032d8:	e009      	b.n	80032ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68b9      	ldr	r1, [r7, #8]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 f9a9 	bl	8003638 <TIM_OC4_SetConfig>
      break;
 80032e6:	e002      	b.n	80032ee <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	75fb      	strb	r3, [r7, #23]
      break;
 80032ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80032f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a29      	ldr	r2, [pc, #164]	; (80033b8 <TIM_Base_SetConfig+0xb8>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d00b      	beq.n	8003330 <TIM_Base_SetConfig+0x30>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800331e:	d007      	beq.n	8003330 <TIM_Base_SetConfig+0x30>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a26      	ldr	r2, [pc, #152]	; (80033bc <TIM_Base_SetConfig+0xbc>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d003      	beq.n	8003330 <TIM_Base_SetConfig+0x30>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a25      	ldr	r2, [pc, #148]	; (80033c0 <TIM_Base_SetConfig+0xc0>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d108      	bne.n	8003342 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003336:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a1c      	ldr	r2, [pc, #112]	; (80033b8 <TIM_Base_SetConfig+0xb8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d00b      	beq.n	8003362 <TIM_Base_SetConfig+0x62>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003350:	d007      	beq.n	8003362 <TIM_Base_SetConfig+0x62>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a19      	ldr	r2, [pc, #100]	; (80033bc <TIM_Base_SetConfig+0xbc>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d003      	beq.n	8003362 <TIM_Base_SetConfig+0x62>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a18      	ldr	r2, [pc, #96]	; (80033c0 <TIM_Base_SetConfig+0xc0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d108      	bne.n	8003374 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003368:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4313      	orrs	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a07      	ldr	r2, [pc, #28]	; (80033b8 <TIM_Base_SetConfig+0xb8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d103      	bne.n	80033a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	615a      	str	r2, [r3, #20]
}
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr
 80033b8:	40012c00 	.word	0x40012c00
 80033bc:	40000400 	.word	0x40000400
 80033c0:	40000800 	.word	0x40000800

080033c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	f023 0201 	bic.w	r2, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f023 0303 	bic.w	r3, r3, #3
 80033fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f023 0302 	bic.w	r3, r3, #2
 800340c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a1c      	ldr	r2, [pc, #112]	; (800348c <TIM_OC1_SetConfig+0xc8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d10c      	bne.n	800343a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f023 0308 	bic.w	r3, r3, #8
 8003426:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	4313      	orrs	r3, r2
 8003430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f023 0304 	bic.w	r3, r3, #4
 8003438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a13      	ldr	r2, [pc, #76]	; (800348c <TIM_OC1_SetConfig+0xc8>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d111      	bne.n	8003466 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	4313      	orrs	r3, r2
 8003464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	621a      	str	r2, [r3, #32]
}
 8003480:	bf00      	nop
 8003482:	371c      	adds	r7, #28
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	40012c00 	.word	0x40012c00

08003490 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	f023 0210 	bic.w	r2, r3, #16
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	021b      	lsls	r3, r3, #8
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f023 0320 	bic.w	r3, r3, #32
 80034da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a1d      	ldr	r2, [pc, #116]	; (8003560 <TIM_OC2_SetConfig+0xd0>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d10d      	bne.n	800350c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800350a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a14      	ldr	r2, [pc, #80]	; (8003560 <TIM_OC2_SetConfig+0xd0>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d113      	bne.n	800353c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800351a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003522:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	621a      	str	r2, [r3, #32]
}
 8003556:	bf00      	nop
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr
 8003560:	40012c00 	.word	0x40012c00

08003564 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69db      	ldr	r3, [r3, #28]
 800358a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f023 0303 	bic.w	r3, r3, #3
 800359a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	021b      	lsls	r3, r3, #8
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a1d      	ldr	r2, [pc, #116]	; (8003634 <TIM_OC3_SetConfig+0xd0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d10d      	bne.n	80035de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	021b      	lsls	r3, r3, #8
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a14      	ldr	r2, [pc, #80]	; (8003634 <TIM_OC3_SetConfig+0xd0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d113      	bne.n	800360e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	621a      	str	r2, [r3, #32]
}
 8003628:	bf00      	nop
 800362a:	371c      	adds	r7, #28
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40012c00 	.word	0x40012c00

08003638 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003638:	b480      	push	{r7}
 800363a:	b087      	sub	sp, #28
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a1b      	ldr	r3, [r3, #32]
 8003646:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800366e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	021b      	lsls	r3, r3, #8
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	4313      	orrs	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003682:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	031b      	lsls	r3, r3, #12
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a0f      	ldr	r2, [pc, #60]	; (80036d0 <TIM_OC4_SetConfig+0x98>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d109      	bne.n	80036ac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800369e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	019b      	lsls	r3, r3, #6
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	621a      	str	r2, [r3, #32]
}
 80036c6:	bf00      	nop
 80036c8:	371c      	adds	r7, #28
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr
 80036d0:	40012c00 	.word	0x40012c00

080036d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b087      	sub	sp, #28
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	2201      	movs	r2, #1
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6a1a      	ldr	r2, [r3, #32]
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	43db      	mvns	r3, r3
 80036f6:	401a      	ands	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a1a      	ldr	r2, [r3, #32]
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f003 031f 	and.w	r3, r3, #31
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	fa01 f303 	lsl.w	r3, r1, r3
 800370c:	431a      	orrs	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	621a      	str	r2, [r3, #32]
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003730:	2302      	movs	r3, #2
 8003732:	e046      	b.n	80037c2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800375a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	4313      	orrs	r3, r2
 8003764:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a16      	ldr	r2, [pc, #88]	; (80037cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d00e      	beq.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003780:	d009      	beq.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d004      	beq.n	8003796 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a10      	ldr	r2, [pc, #64]	; (80037d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d10c      	bne.n	80037b0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800379c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr
 80037cc:	40012c00 	.word	0x40012c00
 80037d0:	40000400 	.word	0x40000400
 80037d4:	40000800 	.word	0x40000800

080037d8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80037dc:	4904      	ldr	r1, [pc, #16]	; (80037f0 <MX_FATFS_Init+0x18>)
 80037de:	4805      	ldr	r0, [pc, #20]	; (80037f4 <MX_FATFS_Init+0x1c>)
 80037e0:	f003 f96e 	bl	8006ac0 <FATFS_LinkDriver>
 80037e4:	4603      	mov	r3, r0
 80037e6:	461a      	mov	r2, r3
 80037e8:	4b03      	ldr	r3, [pc, #12]	; (80037f8 <MX_FATFS_Init+0x20>)
 80037ea:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80037ec:	bf00      	nop
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	200011c8 	.word	0x200011c8
 80037f4:	20000010 	.word	0x20000010
 80037f8:	200011c4 	.word	0x200011c4

080037fc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8003800:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8003802:	4618      	mov	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr

0800380a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	4603      	mov	r3, r0
 8003812:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_initialize(pdrv);
 8003814:	79fb      	ldrb	r3, [r7, #7]
 8003816:	4618      	mov	r0, r3
 8003818:	f000 f9dc 	bl	8003bd4 <USER_SPI_initialize>
 800381c:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b082      	sub	sp, #8
 800382a:	af00      	add	r7, sp, #0
 800382c:	4603      	mov	r3, r0
 800382e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv);
 8003830:	79fb      	ldrb	r3, [r7, #7]
 8003832:	4618      	mov	r0, r3
 8003834:	f000 faba 	bl	8003dac <USER_SPI_status>
 8003838:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	4603      	mov	r3, r0
 8003850:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count);
 8003852:	7bf8      	ldrb	r0, [r7, #15]
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	68b9      	ldr	r1, [r7, #8]
 800385a:	f000 fabb 	bl	8003dd4 <USER_SPI_read>
 800385e:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
 8003872:	603b      	str	r3, [r7, #0]
 8003874:	4603      	mov	r3, r0
 8003876:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count);
 8003878:	7bf8      	ldrb	r0, [r7, #15]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	68b9      	ldr	r1, [r7, #8]
 8003880:	f000 fb0e 	bl	8003ea0 <USER_SPI_write>
 8003884:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b082      	sub	sp, #8
 8003892:	af00      	add	r7, sp, #0
 8003894:	4603      	mov	r3, r0
 8003896:	603a      	str	r2, [r7, #0]
 8003898:	71fb      	strb	r3, [r7, #7]
 800389a:	460b      	mov	r3, r1
 800389c:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800389e:	79b9      	ldrb	r1, [r7, #6]
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	683a      	ldr	r2, [r7, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 fb77 	bl	8003f98 <USER_SPI_ioctl>
 80038aa:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80038bc:	f7fd f8f0 	bl	8000aa0 <HAL_GetTick>
 80038c0:	4603      	mov	r3, r0
 80038c2:	4a04      	ldr	r2, [pc, #16]	; (80038d4 <SPI_Timer_On+0x20>)
 80038c4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80038c6:	4a04      	ldr	r2, [pc, #16]	; (80038d8 <SPI_Timer_On+0x24>)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6013      	str	r3, [r2, #0]
}
 80038cc:	bf00      	nop
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	200011d0 	.word	0x200011d0
 80038d8:	200011d4 	.word	0x200011d4

080038dc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80038e0:	f7fd f8de 	bl	8000aa0 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	4b06      	ldr	r3, [pc, #24]	; (8003900 <SPI_Timer_Status+0x24>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	1ad2      	subs	r2, r2, r3
 80038ec:	4b05      	ldr	r3, [pc, #20]	; (8003904 <SPI_Timer_Status+0x28>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	bf34      	ite	cc
 80038f4:	2301      	movcc	r3, #1
 80038f6:	2300      	movcs	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	200011d0 	.word	0x200011d0
 8003904:	200011d4 	.word	0x200011d4

08003908 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b086      	sub	sp, #24
 800390c:	af02      	add	r7, sp, #8
 800390e:	4603      	mov	r3, r0
 8003910:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8003912:	f107 020f 	add.w	r2, r7, #15
 8003916:	1df9      	adds	r1, r7, #7
 8003918:	2332      	movs	r3, #50	; 0x32
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	2301      	movs	r3, #1
 800391e:	4804      	ldr	r0, [pc, #16]	; (8003930 <xchg_spi+0x28>)
 8003920:	f7ff f94a 	bl	8002bb8 <HAL_SPI_TransmitReceive>
    return rxDat;
 8003924:	7bfb      	ldrb	r3, [r7, #15]
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	200000b8 	.word	0x200000b8

08003934 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8003934:	b590      	push	{r4, r7, lr}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	e00a      	b.n	800395a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	18d4      	adds	r4, r2, r3
 800394a:	20ff      	movs	r0, #255	; 0xff
 800394c:	f7ff ffdc 	bl	8003908 <xchg_spi>
 8003950:	4603      	mov	r3, r0
 8003952:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	3301      	adds	r3, #1
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d3f0      	bcc.n	8003944 <rcvr_spi_multi+0x10>
	}
}
 8003962:	bf00      	nop
 8003964:	bf00      	nop
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	bd90      	pop	{r4, r7, pc}

0800396c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8003976:	2300      	movs	r3, #0
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	e009      	b.n	8003990 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4413      	add	r3, r2
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff ffbf 	bl	8003908 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	3301      	adds	r3, #1
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	429a      	cmp	r2, r3
 8003996:	d3f1      	bcc.n	800397c <xmit_spi_multi+0x10>
	}
}
 8003998:	bf00      	nop
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b086      	sub	sp, #24
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80039aa:	f7fd f879 	bl	8000aa0 <HAL_GetTick>
 80039ae:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80039b4:	20ff      	movs	r0, #255	; 0xff
 80039b6:	f7ff ffa7 	bl	8003908 <xchg_spi>
 80039ba:	4603      	mov	r3, r0
 80039bc:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	2bff      	cmp	r3, #255	; 0xff
 80039c2:	d007      	beq.n	80039d4 <wait_ready+0x32>
 80039c4:	f7fd f86c 	bl	8000aa0 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d8ef      	bhi.n	80039b4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	2bff      	cmp	r3, #255	; 0xff
 80039d8:	bf0c      	ite	eq
 80039da:	2301      	moveq	r3, #1
 80039dc:	2300      	movne	r3, #0
 80039de:	b2db      	uxtb	r3, r3
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3718      	adds	r7, #24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80039ec:	2201      	movs	r2, #1
 80039ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039f2:	4804      	ldr	r0, [pc, #16]	; (8003a04 <despiselect+0x1c>)
 80039f4:	f7fe fac4 	bl	8001f80 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80039f8:	20ff      	movs	r0, #255	; 0xff
 80039fa:	f7ff ff85 	bl	8003908 <xchg_spi>

}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40010c00 	.word	0x40010c00

08003a08 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a12:	480a      	ldr	r0, [pc, #40]	; (8003a3c <spiselect+0x34>)
 8003a14:	f7fe fab4 	bl	8001f80 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8003a18:	20ff      	movs	r0, #255	; 0xff
 8003a1a:	f7ff ff75 	bl	8003908 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8003a1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a22:	f7ff ffbe 	bl	80039a2 <wait_ready>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <spiselect+0x28>
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e002      	b.n	8003a36 <spiselect+0x2e>

	despiselect();
 8003a30:	f7ff ffda 	bl	80039e8 <despiselect>
	return 0;	/* Timeout */
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40010c00 	.word	0x40010c00

08003a40 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8003a4a:	20c8      	movs	r0, #200	; 0xc8
 8003a4c:	f7ff ff32 	bl	80038b4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8003a50:	20ff      	movs	r0, #255	; 0xff
 8003a52:	f7ff ff59 	bl	8003908 <xchg_spi>
 8003a56:	4603      	mov	r3, r0
 8003a58:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2bff      	cmp	r3, #255	; 0xff
 8003a5e:	d104      	bne.n	8003a6a <rcvr_datablock+0x2a>
 8003a60:	f7ff ff3c 	bl	80038dc <SPI_Timer_Status>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f2      	bne.n	8003a50 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	2bfe      	cmp	r3, #254	; 0xfe
 8003a6e:	d001      	beq.n	8003a74 <rcvr_datablock+0x34>
 8003a70:	2300      	movs	r3, #0
 8003a72:	e00a      	b.n	8003a8a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8003a74:	6839      	ldr	r1, [r7, #0]
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff ff5c 	bl	8003934 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8003a7c:	20ff      	movs	r0, #255	; 0xff
 8003a7e:	f7ff ff43 	bl	8003908 <xchg_spi>
 8003a82:	20ff      	movs	r0, #255	; 0xff
 8003a84:	f7ff ff40 	bl	8003908 <xchg_spi>

	return 1;						/* Function succeeded */
 8003a88:	2301      	movs	r3, #1
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b084      	sub	sp, #16
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8003a9e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003aa2:	f7ff ff7e 	bl	80039a2 <wait_ready>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <xmit_datablock+0x1e>
 8003aac:	2300      	movs	r3, #0
 8003aae:	e01e      	b.n	8003aee <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8003ab0:	78fb      	ldrb	r3, [r7, #3]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff ff28 	bl	8003908 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	2bfd      	cmp	r3, #253	; 0xfd
 8003abc:	d016      	beq.n	8003aec <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8003abe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7ff ff52 	bl	800396c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8003ac8:	20ff      	movs	r0, #255	; 0xff
 8003aca:	f7ff ff1d 	bl	8003908 <xchg_spi>
 8003ace:	20ff      	movs	r0, #255	; 0xff
 8003ad0:	f7ff ff1a 	bl	8003908 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8003ad4:	20ff      	movs	r0, #255	; 0xff
 8003ad6:	f7ff ff17 	bl	8003908 <xchg_spi>
 8003ada:	4603      	mov	r3, r0
 8003adc:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
 8003ae0:	f003 031f 	and.w	r3, r3, #31
 8003ae4:	2b05      	cmp	r3, #5
 8003ae6:	d001      	beq.n	8003aec <xmit_datablock+0x5a>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	e000      	b.n	8003aee <xmit_datablock+0x5c>
	}
	return 1;
 8003aec:	2301      	movs	r3, #1
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	4603      	mov	r3, r0
 8003afe:	6039      	str	r1, [r7, #0]
 8003b00:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	da0e      	bge.n	8003b28 <send_cmd+0x32>
		cmd &= 0x7F;
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b10:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8003b12:	2100      	movs	r1, #0
 8003b14:	2037      	movs	r0, #55	; 0x37
 8003b16:	f7ff ffee 	bl	8003af6 <send_cmd>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003b1e:	7bbb      	ldrb	r3, [r7, #14]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d901      	bls.n	8003b28 <send_cmd+0x32>
 8003b24:	7bbb      	ldrb	r3, [r7, #14]
 8003b26:	e051      	b.n	8003bcc <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	2b0c      	cmp	r3, #12
 8003b2c:	d008      	beq.n	8003b40 <send_cmd+0x4a>
		despiselect();
 8003b2e:	f7ff ff5b 	bl	80039e8 <despiselect>
		if (!spiselect()) return 0xFF;
 8003b32:	f7ff ff69 	bl	8003a08 <spiselect>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <send_cmd+0x4a>
 8003b3c:	23ff      	movs	r3, #255	; 0xff
 8003b3e:	e045      	b.n	8003bcc <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff fedd 	bl	8003908 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	0e1b      	lsrs	r3, r3, #24
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff fed7 	bl	8003908 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	0c1b      	lsrs	r3, r3, #16
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff fed1 	bl	8003908 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	0a1b      	lsrs	r3, r3, #8
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7ff fecb 	bl	8003908 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7ff fec6 	bl	8003908 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <send_cmd+0x94>
 8003b86:	2395      	movs	r3, #149	; 0x95
 8003b88:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d101      	bne.n	8003b94 <send_cmd+0x9e>
 8003b90:	2387      	movs	r3, #135	; 0x87
 8003b92:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff feb6 	bl	8003908 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	2b0c      	cmp	r3, #12
 8003ba0:	d102      	bne.n	8003ba8 <send_cmd+0xb2>
 8003ba2:	20ff      	movs	r0, #255	; 0xff
 8003ba4:	f7ff feb0 	bl	8003908 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003ba8:	230a      	movs	r3, #10
 8003baa:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003bac:	20ff      	movs	r0, #255	; 0xff
 8003bae:	f7ff feab 	bl	8003908 <xchg_spi>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8003bb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	da05      	bge.n	8003bca <send_cmd+0xd4>
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1f0      	bne.n	8003bac <send_cmd+0xb6>

	return res;							/* Return received response */
 8003bca:	7bbb      	ldrb	r3, [r7, #14]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003bd4:	b590      	push	{r4, r7, lr}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	4603      	mov	r3, r0
 8003bdc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <USER_SPI_initialize+0x14>
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0d6      	b.n	8003d96 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003be8:	4b6d      	ldr	r3, [pc, #436]	; (8003da0 <USER_SPI_initialize+0x1cc>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <USER_SPI_initialize+0x2a>
 8003bf6:	4b6a      	ldr	r3, [pc, #424]	; (8003da0 <USER_SPI_initialize+0x1cc>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	e0cb      	b.n	8003d96 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8003bfe:	4b69      	ldr	r3, [pc, #420]	; (8003da4 <USER_SPI_initialize+0x1d0>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003c08:	4b66      	ldr	r3, [pc, #408]	; (8003da4 <USER_SPI_initialize+0x1d0>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8003c10:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8003c12:	230a      	movs	r3, #10
 8003c14:	73fb      	strb	r3, [r7, #15]
 8003c16:	e005      	b.n	8003c24 <USER_SPI_initialize+0x50>
 8003c18:	20ff      	movs	r0, #255	; 0xff
 8003c1a:	f7ff fe75 	bl	8003908 <xchg_spi>
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	3b01      	subs	r3, #1
 8003c22:	73fb      	strb	r3, [r7, #15]
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f6      	bne.n	8003c18 <USER_SPI_initialize+0x44>

	ty = 0;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8003c2e:	2100      	movs	r1, #0
 8003c30:	2000      	movs	r0, #0
 8003c32:	f7ff ff60 	bl	8003af6 <send_cmd>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	f040 808b 	bne.w	8003d54 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8003c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c42:	f7ff fe37 	bl	80038b4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8003c46:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003c4a:	2008      	movs	r0, #8
 8003c4c:	f7ff ff53 	bl	8003af6 <send_cmd>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d151      	bne.n	8003cfa <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8003c56:	2300      	movs	r3, #0
 8003c58:	73fb      	strb	r3, [r7, #15]
 8003c5a:	e00d      	b.n	8003c78 <USER_SPI_initialize+0xa4>
 8003c5c:	7bfc      	ldrb	r4, [r7, #15]
 8003c5e:	20ff      	movs	r0, #255	; 0xff
 8003c60:	f7ff fe52 	bl	8003908 <xchg_spi>
 8003c64:	4603      	mov	r3, r0
 8003c66:	461a      	mov	r2, r3
 8003c68:	f104 0310 	add.w	r3, r4, #16
 8003c6c:	443b      	add	r3, r7
 8003c6e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	3301      	adds	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
 8003c78:	7bfb      	ldrb	r3, [r7, #15]
 8003c7a:	2b03      	cmp	r3, #3
 8003c7c:	d9ee      	bls.n	8003c5c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8003c7e:	7abb      	ldrb	r3, [r7, #10]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d167      	bne.n	8003d54 <USER_SPI_initialize+0x180>
 8003c84:	7afb      	ldrb	r3, [r7, #11]
 8003c86:	2baa      	cmp	r3, #170	; 0xaa
 8003c88:	d164      	bne.n	8003d54 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8003c8a:	bf00      	nop
 8003c8c:	f7ff fe26 	bl	80038dc <SPI_Timer_Status>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d007      	beq.n	8003ca6 <USER_SPI_initialize+0xd2>
 8003c96:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003c9a:	20a9      	movs	r0, #169	; 0xa9
 8003c9c:	f7ff ff2b 	bl	8003af6 <send_cmd>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f2      	bne.n	8003c8c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8003ca6:	f7ff fe19 	bl	80038dc <SPI_Timer_Status>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d051      	beq.n	8003d54 <USER_SPI_initialize+0x180>
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	203a      	movs	r0, #58	; 0x3a
 8003cb4:	f7ff ff1f 	bl	8003af6 <send_cmd>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d14a      	bne.n	8003d54 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	73fb      	strb	r3, [r7, #15]
 8003cc2:	e00d      	b.n	8003ce0 <USER_SPI_initialize+0x10c>
 8003cc4:	7bfc      	ldrb	r4, [r7, #15]
 8003cc6:	20ff      	movs	r0, #255	; 0xff
 8003cc8:	f7ff fe1e 	bl	8003908 <xchg_spi>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f104 0310 	add.w	r3, r4, #16
 8003cd4:	443b      	add	r3, r7
 8003cd6:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d9ee      	bls.n	8003cc4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8003ce6:	7a3b      	ldrb	r3, [r7, #8]
 8003ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <USER_SPI_initialize+0x120>
 8003cf0:	230c      	movs	r3, #12
 8003cf2:	e000      	b.n	8003cf6 <USER_SPI_initialize+0x122>
 8003cf4:	2304      	movs	r3, #4
 8003cf6:	737b      	strb	r3, [r7, #13]
 8003cf8:	e02c      	b.n	8003d54 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	20a9      	movs	r0, #169	; 0xa9
 8003cfe:	f7ff fefa 	bl	8003af6 <send_cmd>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d804      	bhi.n	8003d12 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003d08:	2302      	movs	r3, #2
 8003d0a:	737b      	strb	r3, [r7, #13]
 8003d0c:	23a9      	movs	r3, #169	; 0xa9
 8003d0e:	73bb      	strb	r3, [r7, #14]
 8003d10:	e003      	b.n	8003d1a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8003d12:	2301      	movs	r3, #1
 8003d14:	737b      	strb	r3, [r7, #13]
 8003d16:	2301      	movs	r3, #1
 8003d18:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8003d1a:	bf00      	nop
 8003d1c:	f7ff fdde 	bl	80038dc <SPI_Timer_Status>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d007      	beq.n	8003d36 <USER_SPI_initialize+0x162>
 8003d26:	7bbb      	ldrb	r3, [r7, #14]
 8003d28:	2100      	movs	r1, #0
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff fee3 	bl	8003af6 <send_cmd>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f2      	bne.n	8003d1c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8003d36:	f7ff fdd1 	bl	80038dc <SPI_Timer_Status>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d007      	beq.n	8003d50 <USER_SPI_initialize+0x17c>
 8003d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d44:	2010      	movs	r0, #16
 8003d46:	f7ff fed6 	bl	8003af6 <send_cmd>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <USER_SPI_initialize+0x180>
				ty = 0;
 8003d50:	2300      	movs	r3, #0
 8003d52:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8003d54:	4a14      	ldr	r2, [pc, #80]	; (8003da8 <USER_SPI_initialize+0x1d4>)
 8003d56:	7b7b      	ldrb	r3, [r7, #13]
 8003d58:	7013      	strb	r3, [r2, #0]
	despiselect();
 8003d5a:	f7ff fe45 	bl	80039e8 <despiselect>

	if (ty) {			/* OK */
 8003d5e:	7b7b      	ldrb	r3, [r7, #13]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d012      	beq.n	8003d8a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8003d64:	4b0f      	ldr	r3, [pc, #60]	; (8003da4 <USER_SPI_initialize+0x1d0>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003d6e:	4b0d      	ldr	r3, [pc, #52]	; (8003da4 <USER_SPI_initialize+0x1d0>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0210 	orr.w	r2, r2, #16
 8003d76:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8003d78:	4b09      	ldr	r3, [pc, #36]	; (8003da0 <USER_SPI_initialize+0x1cc>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	f023 0301 	bic.w	r3, r3, #1
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	4b06      	ldr	r3, [pc, #24]	; (8003da0 <USER_SPI_initialize+0x1cc>)
 8003d86:	701a      	strb	r2, [r3, #0]
 8003d88:	e002      	b.n	8003d90 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8003d8a:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <USER_SPI_initialize+0x1cc>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8003d90:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <USER_SPI_initialize+0x1cc>)
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	b2db      	uxtb	r3, r3
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd90      	pop	{r4, r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	20000024 	.word	0x20000024
 8003da4:	200000b8 	.word	0x200000b8
 8003da8:	200011cc 	.word	0x200011cc

08003dac <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <USER_SPI_status+0x14>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e002      	b.n	8003dc6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8003dc0:	4b03      	ldr	r3, [pc, #12]	; (8003dd0 <USER_SPI_status+0x24>)
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	b2db      	uxtb	r3, r3
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bc80      	pop	{r7}
 8003dce:	4770      	bx	lr
 8003dd0:	20000024 	.word	0x20000024

08003dd4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	603b      	str	r3, [r7, #0]
 8003de0:	4603      	mov	r3, r0
 8003de2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d102      	bne.n	8003df0 <USER_SPI_read+0x1c>
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d101      	bne.n	8003df4 <USER_SPI_read+0x20>
 8003df0:	2304      	movs	r3, #4
 8003df2:	e04d      	b.n	8003e90 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003df4:	4b28      	ldr	r3, [pc, #160]	; (8003e98 <USER_SPI_read+0xc4>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <USER_SPI_read+0x32>
 8003e02:	2303      	movs	r3, #3
 8003e04:	e044      	b.n	8003e90 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8003e06:	4b25      	ldr	r3, [pc, #148]	; (8003e9c <USER_SPI_read+0xc8>)
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	f003 0308 	and.w	r3, r3, #8
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d102      	bne.n	8003e18 <USER_SPI_read+0x44>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	025b      	lsls	r3, r3, #9
 8003e16:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d111      	bne.n	8003e42 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	2011      	movs	r0, #17
 8003e22:	f7ff fe68 	bl	8003af6 <send_cmd>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d129      	bne.n	8003e80 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8003e2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e30:	68b8      	ldr	r0, [r7, #8]
 8003e32:	f7ff fe05 	bl	8003a40 <rcvr_datablock>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d021      	beq.n	8003e80 <USER_SPI_read+0xac>
			count = 0;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	603b      	str	r3, [r7, #0]
 8003e40:	e01e      	b.n	8003e80 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8003e42:	6879      	ldr	r1, [r7, #4]
 8003e44:	2012      	movs	r0, #18
 8003e46:	f7ff fe56 	bl	8003af6 <send_cmd>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d117      	bne.n	8003e80 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8003e50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e54:	68b8      	ldr	r0, [r7, #8]
 8003e56:	f7ff fdf3 	bl	8003a40 <rcvr_datablock>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00a      	beq.n	8003e76 <USER_SPI_read+0xa2>
				buff += 512;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003e66:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	603b      	str	r3, [r7, #0]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1ed      	bne.n	8003e50 <USER_SPI_read+0x7c>
 8003e74:	e000      	b.n	8003e78 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8003e76:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8003e78:	2100      	movs	r1, #0
 8003e7a:	200c      	movs	r0, #12
 8003e7c:	f7ff fe3b 	bl	8003af6 <send_cmd>
		}
	}
	despiselect();
 8003e80:	f7ff fdb2 	bl	80039e8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	bf14      	ite	ne
 8003e8a:	2301      	movne	r3, #1
 8003e8c:	2300      	moveq	r3, #0
 8003e8e:	b2db      	uxtb	r3, r3
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000024 	.word	0x20000024
 8003e9c:	200011cc 	.word	0x200011cc

08003ea0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	607a      	str	r2, [r7, #4]
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	4603      	mov	r3, r0
 8003eae:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <USER_SPI_write+0x1c>
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <USER_SPI_write+0x20>
 8003ebc:	2304      	movs	r3, #4
 8003ebe:	e063      	b.n	8003f88 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8003ec0:	4b33      	ldr	r3, [pc, #204]	; (8003f90 <USER_SPI_write+0xf0>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <USER_SPI_write+0x32>
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e05a      	b.n	8003f88 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8003ed2:	4b2f      	ldr	r3, [pc, #188]	; (8003f90 <USER_SPI_write+0xf0>)
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	f003 0304 	and.w	r3, r3, #4
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <USER_SPI_write+0x44>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e051      	b.n	8003f88 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	; (8003f94 <USER_SPI_write+0xf4>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	f003 0308 	and.w	r3, r3, #8
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d102      	bne.n	8003ef6 <USER_SPI_write+0x56>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	025b      	lsls	r3, r3, #9
 8003ef4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d110      	bne.n	8003f1e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003efc:	6879      	ldr	r1, [r7, #4]
 8003efe:	2018      	movs	r0, #24
 8003f00:	f7ff fdf9 	bl	8003af6 <send_cmd>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d136      	bne.n	8003f78 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8003f0a:	21fe      	movs	r1, #254	; 0xfe
 8003f0c:	68b8      	ldr	r0, [r7, #8]
 8003f0e:	f7ff fdc0 	bl	8003a92 <xmit_datablock>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d02f      	beq.n	8003f78 <USER_SPI_write+0xd8>
			count = 0;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	603b      	str	r3, [r7, #0]
 8003f1c:	e02c      	b.n	8003f78 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8003f1e:	4b1d      	ldr	r3, [pc, #116]	; (8003f94 <USER_SPI_write+0xf4>)
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	f003 0306 	and.w	r3, r3, #6
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <USER_SPI_write+0x92>
 8003f2a:	6839      	ldr	r1, [r7, #0]
 8003f2c:	2097      	movs	r0, #151	; 0x97
 8003f2e:	f7ff fde2 	bl	8003af6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	2019      	movs	r0, #25
 8003f36:	f7ff fdde 	bl	8003af6 <send_cmd>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d11b      	bne.n	8003f78 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8003f40:	21fc      	movs	r1, #252	; 0xfc
 8003f42:	68b8      	ldr	r0, [r7, #8]
 8003f44:	f7ff fda5 	bl	8003a92 <xmit_datablock>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00a      	beq.n	8003f64 <USER_SPI_write+0xc4>
				buff += 512;
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003f54:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	603b      	str	r3, [r7, #0]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1ee      	bne.n	8003f40 <USER_SPI_write+0xa0>
 8003f62:	e000      	b.n	8003f66 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8003f64:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8003f66:	21fd      	movs	r1, #253	; 0xfd
 8003f68:	2000      	movs	r0, #0
 8003f6a:	f7ff fd92 	bl	8003a92 <xmit_datablock>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <USER_SPI_write+0xd8>
 8003f74:	2301      	movs	r3, #1
 8003f76:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8003f78:	f7ff fd36 	bl	80039e8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	bf14      	ite	ne
 8003f82:	2301      	movne	r3, #1
 8003f84:	2300      	moveq	r3, #0
 8003f86:	b2db      	uxtb	r3, r3
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	20000024 	.word	0x20000024
 8003f94:	200011cc 	.word	0x200011cc

08003f98 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08c      	sub	sp, #48	; 0x30
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	603a      	str	r2, [r7, #0]
 8003fa2:	71fb      	strb	r3, [r7, #7]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <USER_SPI_ioctl+0x1a>
 8003fae:	2304      	movs	r3, #4
 8003fb0:	e15a      	b.n	8004268 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003fb2:	4baf      	ldr	r3, [pc, #700]	; (8004270 <USER_SPI_ioctl+0x2d8>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <USER_SPI_ioctl+0x2c>
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e151      	b.n	8004268 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8003fca:	79bb      	ldrb	r3, [r7, #6]
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	f200 8136 	bhi.w	800423e <USER_SPI_ioctl+0x2a6>
 8003fd2:	a201      	add	r2, pc, #4	; (adr r2, 8003fd8 <USER_SPI_ioctl+0x40>)
 8003fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd8:	08003fed 	.word	0x08003fed
 8003fdc:	08004001 	.word	0x08004001
 8003fe0:	0800423f 	.word	0x0800423f
 8003fe4:	080040ad 	.word	0x080040ad
 8003fe8:	080041a3 	.word	0x080041a3
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003fec:	f7ff fd0c 	bl	8003a08 <spiselect>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 8127 	beq.w	8004246 <USER_SPI_ioctl+0x2ae>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003ffe:	e122      	b.n	8004246 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8004000:	2100      	movs	r1, #0
 8004002:	2009      	movs	r0, #9
 8004004:	f7ff fd77 	bl	8003af6 <send_cmd>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	f040 811d 	bne.w	800424a <USER_SPI_ioctl+0x2b2>
 8004010:	f107 030c 	add.w	r3, r7, #12
 8004014:	2110      	movs	r1, #16
 8004016:	4618      	mov	r0, r3
 8004018:	f7ff fd12 	bl	8003a40 <rcvr_datablock>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	f000 8113 	beq.w	800424a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004024:	7b3b      	ldrb	r3, [r7, #12]
 8004026:	099b      	lsrs	r3, r3, #6
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b01      	cmp	r3, #1
 800402c:	d111      	bne.n	8004052 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800402e:	7d7b      	ldrb	r3, [r7, #21]
 8004030:	461a      	mov	r2, r3
 8004032:	7d3b      	ldrb	r3, [r7, #20]
 8004034:	021b      	lsls	r3, r3, #8
 8004036:	4413      	add	r3, r2
 8004038:	461a      	mov	r2, r3
 800403a:	7cfb      	ldrb	r3, [r7, #19]
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8004042:	4413      	add	r3, r2
 8004044:	3301      	adds	r3, #1
 8004046:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	029a      	lsls	r2, r3, #10
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	e028      	b.n	80040a4 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004052:	7c7b      	ldrb	r3, [r7, #17]
 8004054:	f003 030f 	and.w	r3, r3, #15
 8004058:	b2da      	uxtb	r2, r3
 800405a:	7dbb      	ldrb	r3, [r7, #22]
 800405c:	09db      	lsrs	r3, r3, #7
 800405e:	b2db      	uxtb	r3, r3
 8004060:	4413      	add	r3, r2
 8004062:	b2da      	uxtb	r2, r3
 8004064:	7d7b      	ldrb	r3, [r7, #21]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	b2db      	uxtb	r3, r3
 800406a:	f003 0306 	and.w	r3, r3, #6
 800406e:	b2db      	uxtb	r3, r3
 8004070:	4413      	add	r3, r2
 8004072:	b2db      	uxtb	r3, r3
 8004074:	3302      	adds	r3, #2
 8004076:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800407a:	7d3b      	ldrb	r3, [r7, #20]
 800407c:	099b      	lsrs	r3, r3, #6
 800407e:	b2db      	uxtb	r3, r3
 8004080:	461a      	mov	r2, r3
 8004082:	7cfb      	ldrb	r3, [r7, #19]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	441a      	add	r2, r3
 8004088:	7cbb      	ldrb	r3, [r7, #18]
 800408a:	029b      	lsls	r3, r3, #10
 800408c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004090:	4413      	add	r3, r2
 8004092:	3301      	adds	r3, #1
 8004094:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8004096:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800409a:	3b09      	subs	r3, #9
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	409a      	lsls	r2, r3
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80040aa:	e0ce      	b.n	800424a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80040ac:	4b71      	ldr	r3, [pc, #452]	; (8004274 <USER_SPI_ioctl+0x2dc>)
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d031      	beq.n	800411c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80040b8:	2100      	movs	r1, #0
 80040ba:	208d      	movs	r0, #141	; 0x8d
 80040bc:	f7ff fd1b 	bl	8003af6 <send_cmd>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f040 80c3 	bne.w	800424e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80040c8:	20ff      	movs	r0, #255	; 0xff
 80040ca:	f7ff fc1d 	bl	8003908 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80040ce:	f107 030c 	add.w	r3, r7, #12
 80040d2:	2110      	movs	r1, #16
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fcb3 	bl	8003a40 <rcvr_datablock>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80b6 	beq.w	800424e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80040e2:	2330      	movs	r3, #48	; 0x30
 80040e4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80040e8:	e007      	b.n	80040fa <USER_SPI_ioctl+0x162>
 80040ea:	20ff      	movs	r0, #255	; 0xff
 80040ec:	f7ff fc0c 	bl	8003908 <xchg_spi>
 80040f0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80040f4:	3b01      	subs	r3, #1
 80040f6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80040fa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f3      	bne.n	80040ea <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8004102:	7dbb      	ldrb	r3, [r7, #22]
 8004104:	091b      	lsrs	r3, r3, #4
 8004106:	b2db      	uxtb	r3, r3
 8004108:	461a      	mov	r2, r3
 800410a:	2310      	movs	r3, #16
 800410c:	fa03 f202 	lsl.w	r2, r3, r2
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800411a:	e098      	b.n	800424e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800411c:	2100      	movs	r1, #0
 800411e:	2009      	movs	r0, #9
 8004120:	f7ff fce9 	bl	8003af6 <send_cmd>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	f040 8091 	bne.w	800424e <USER_SPI_ioctl+0x2b6>
 800412c:	f107 030c 	add.w	r3, r7, #12
 8004130:	2110      	movs	r1, #16
 8004132:	4618      	mov	r0, r3
 8004134:	f7ff fc84 	bl	8003a40 <rcvr_datablock>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 8087 	beq.w	800424e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004140:	4b4c      	ldr	r3, [pc, #304]	; (8004274 <USER_SPI_ioctl+0x2dc>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d012      	beq.n	8004172 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800414c:	7dbb      	ldrb	r3, [r7, #22]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004154:	7dfa      	ldrb	r2, [r7, #23]
 8004156:	09d2      	lsrs	r2, r2, #7
 8004158:	b2d2      	uxtb	r2, r2
 800415a:	4413      	add	r3, r2
 800415c:	1c5a      	adds	r2, r3, #1
 800415e:	7e7b      	ldrb	r3, [r7, #25]
 8004160:	099b      	lsrs	r3, r3, #6
 8004162:	b2db      	uxtb	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	461a      	mov	r2, r3
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	e013      	b.n	800419a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8004172:	7dbb      	ldrb	r3, [r7, #22]
 8004174:	109b      	asrs	r3, r3, #2
 8004176:	b29b      	uxth	r3, r3
 8004178:	f003 031f 	and.w	r3, r3, #31
 800417c:	3301      	adds	r3, #1
 800417e:	7dfa      	ldrb	r2, [r7, #23]
 8004180:	00d2      	lsls	r2, r2, #3
 8004182:	f002 0218 	and.w	r2, r2, #24
 8004186:	7df9      	ldrb	r1, [r7, #23]
 8004188:	0949      	lsrs	r1, r1, #5
 800418a:	b2c9      	uxtb	r1, r1
 800418c:	440a      	add	r2, r1
 800418e:	3201      	adds	r2, #1
 8004190:	fb02 f303 	mul.w	r3, r2, r3
 8004194:	461a      	mov	r2, r3
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80041a0:	e055      	b.n	800424e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80041a2:	4b34      	ldr	r3, [pc, #208]	; (8004274 <USER_SPI_ioctl+0x2dc>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	f003 0306 	and.w	r3, r3, #6
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d051      	beq.n	8004252 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80041ae:	f107 020c 	add.w	r2, r7, #12
 80041b2:	79fb      	ldrb	r3, [r7, #7]
 80041b4:	210b      	movs	r1, #11
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff feee 	bl	8003f98 <USER_SPI_ioctl>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d149      	bne.n	8004256 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80041c2:	7b3b      	ldrb	r3, [r7, #12]
 80041c4:	099b      	lsrs	r3, r3, #6
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d104      	bne.n	80041d6 <USER_SPI_ioctl+0x23e>
 80041cc:	7dbb      	ldrb	r3, [r7, #22]
 80041ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d041      	beq.n	800425a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	623b      	str	r3, [r7, #32]
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	62bb      	str	r3, [r7, #40]	; 0x28
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80041e6:	4b23      	ldr	r3, [pc, #140]	; (8004274 <USER_SPI_ioctl+0x2dc>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	f003 0308 	and.w	r3, r3, #8
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d105      	bne.n	80041fe <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80041f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f4:	025b      	lsls	r3, r3, #9
 80041f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	025b      	lsls	r3, r3, #9
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80041fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004200:	2020      	movs	r0, #32
 8004202:	f7ff fc78 	bl	8003af6 <send_cmd>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d128      	bne.n	800425e <USER_SPI_ioctl+0x2c6>
 800420c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800420e:	2021      	movs	r0, #33	; 0x21
 8004210:	f7ff fc71 	bl	8003af6 <send_cmd>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d121      	bne.n	800425e <USER_SPI_ioctl+0x2c6>
 800421a:	2100      	movs	r1, #0
 800421c:	2026      	movs	r0, #38	; 0x26
 800421e:	f7ff fc6a 	bl	8003af6 <send_cmd>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d11a      	bne.n	800425e <USER_SPI_ioctl+0x2c6>
 8004228:	f247 5030 	movw	r0, #30000	; 0x7530
 800422c:	f7ff fbb9 	bl	80039a2 <wait_ready>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d013      	beq.n	800425e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8004236:	2300      	movs	r3, #0
 8004238:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800423c:	e00f      	b.n	800425e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800423e:	2304      	movs	r3, #4
 8004240:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004244:	e00c      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		break;
 8004246:	bf00      	nop
 8004248:	e00a      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		break;
 800424a:	bf00      	nop
 800424c:	e008      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		break;
 800424e:	bf00      	nop
 8004250:	e006      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004252:	bf00      	nop
 8004254:	e004      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004256:	bf00      	nop
 8004258:	e002      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800425a:	bf00      	nop
 800425c:	e000      	b.n	8004260 <USER_SPI_ioctl+0x2c8>
		break;
 800425e:	bf00      	nop
	}

	despiselect();
 8004260:	f7ff fbc2 	bl	80039e8 <despiselect>

	return res;
 8004264:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004268:	4618      	mov	r0, r3
 800426a:	3730      	adds	r7, #48	; 0x30
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	20000024 	.word	0x20000024
 8004274:	200011cc 	.word	0x200011cc

08004278 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004282:	79fb      	ldrb	r3, [r7, #7]
 8004284:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <disk_status+0x30>)
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	79fa      	ldrb	r2, [r7, #7]
 8004290:	4905      	ldr	r1, [pc, #20]	; (80042a8 <disk_status+0x30>)
 8004292:	440a      	add	r2, r1
 8004294:	7a12      	ldrb	r2, [r2, #8]
 8004296:	4610      	mov	r0, r2
 8004298:	4798      	blx	r3
 800429a:	4603      	mov	r3, r0
 800429c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800429e:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	200011f8 	.word	0x200011f8

080042ac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	4a0d      	ldr	r2, [pc, #52]	; (80042f4 <disk_initialize+0x48>)
 80042be:	5cd3      	ldrb	r3, [r2, r3]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d111      	bne.n	80042e8 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	4a0b      	ldr	r2, [pc, #44]	; (80042f4 <disk_initialize+0x48>)
 80042c8:	2101      	movs	r1, #1
 80042ca:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80042cc:	79fb      	ldrb	r3, [r7, #7]
 80042ce:	4a09      	ldr	r2, [pc, #36]	; (80042f4 <disk_initialize+0x48>)
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	79fa      	ldrb	r2, [r7, #7]
 80042da:	4906      	ldr	r1, [pc, #24]	; (80042f4 <disk_initialize+0x48>)
 80042dc:	440a      	add	r2, r1
 80042de:	7a12      	ldrb	r2, [r2, #8]
 80042e0:	4610      	mov	r0, r2
 80042e2:	4798      	blx	r3
 80042e4:	4603      	mov	r3, r0
 80042e6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	200011f8 	.word	0x200011f8

080042f8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	607a      	str	r2, [r7, #4]
 8004302:	603b      	str	r3, [r7, #0]
 8004304:	4603      	mov	r3, r0
 8004306:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	4a0a      	ldr	r2, [pc, #40]	; (8004334 <disk_read+0x3c>)
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	689c      	ldr	r4, [r3, #8]
 8004314:	7bfb      	ldrb	r3, [r7, #15]
 8004316:	4a07      	ldr	r2, [pc, #28]	; (8004334 <disk_read+0x3c>)
 8004318:	4413      	add	r3, r2
 800431a:	7a18      	ldrb	r0, [r3, #8]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	47a0      	blx	r4
 8004324:	4603      	mov	r3, r0
 8004326:	75fb      	strb	r3, [r7, #23]
  return res;
 8004328:	7dfb      	ldrb	r3, [r7, #23]
}
 800432a:	4618      	mov	r0, r3
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	bd90      	pop	{r4, r7, pc}
 8004332:	bf00      	nop
 8004334:	200011f8 	.word	0x200011f8

08004338 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004338:	b590      	push	{r4, r7, lr}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	607a      	str	r2, [r7, #4]
 8004342:	603b      	str	r3, [r7, #0]
 8004344:	4603      	mov	r3, r0
 8004346:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004348:	7bfb      	ldrb	r3, [r7, #15]
 800434a:	4a0a      	ldr	r2, [pc, #40]	; (8004374 <disk_write+0x3c>)
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	68dc      	ldr	r4, [r3, #12]
 8004354:	7bfb      	ldrb	r3, [r7, #15]
 8004356:	4a07      	ldr	r2, [pc, #28]	; (8004374 <disk_write+0x3c>)
 8004358:	4413      	add	r3, r2
 800435a:	7a18      	ldrb	r0, [r3, #8]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	68b9      	ldr	r1, [r7, #8]
 8004362:	47a0      	blx	r4
 8004364:	4603      	mov	r3, r0
 8004366:	75fb      	strb	r3, [r7, #23]
  return res;
 8004368:	7dfb      	ldrb	r3, [r7, #23]
}
 800436a:	4618      	mov	r0, r3
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	bd90      	pop	{r4, r7, pc}
 8004372:	bf00      	nop
 8004374:	200011f8 	.word	0x200011f8

08004378 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	603a      	str	r2, [r7, #0]
 8004382:	71fb      	strb	r3, [r7, #7]
 8004384:	460b      	mov	r3, r1
 8004386:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	4a09      	ldr	r2, [pc, #36]	; (80043b0 <disk_ioctl+0x38>)
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	79fa      	ldrb	r2, [r7, #7]
 8004396:	4906      	ldr	r1, [pc, #24]	; (80043b0 <disk_ioctl+0x38>)
 8004398:	440a      	add	r2, r1
 800439a:	7a10      	ldrb	r0, [r2, #8]
 800439c:	79b9      	ldrb	r1, [r7, #6]
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	4798      	blx	r3
 80043a2:	4603      	mov	r3, r0
 80043a4:	73fb      	strb	r3, [r7, #15]
  return res;
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	200011f8 	.word	0x200011f8

080043b4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80043c8:	e007      	b.n	80043da <mem_cpy+0x26>
		*d++ = *s++;
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	1c53      	adds	r3, r2, #1
 80043ce:	613b      	str	r3, [r7, #16]
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	1c59      	adds	r1, r3, #1
 80043d4:	6179      	str	r1, [r7, #20]
 80043d6:	7812      	ldrb	r2, [r2, #0]
 80043d8:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	1e5a      	subs	r2, r3, #1
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1f2      	bne.n	80043ca <mem_cpy+0x16>
}
 80043e4:	bf00      	nop
 80043e6:	bf00      	nop
 80043e8:	371c      	adds	r7, #28
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8004400:	e005      	b.n	800440e <mem_set+0x1e>
		*d++ = (BYTE)val;
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	1c5a      	adds	r2, r3, #1
 8004406:	617a      	str	r2, [r7, #20]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	1e5a      	subs	r2, r3, #1
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1f4      	bne.n	8004402 <mem_set+0x12>
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	371c      	adds	r7, #28
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr

08004424 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8004424:	b480      	push	{r7}
 8004426:	b089      	sub	sp, #36	; 0x24
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	61fb      	str	r3, [r7, #28]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004438:	2300      	movs	r3, #0
 800443a:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800443c:	bf00      	nop
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	1e5a      	subs	r2, r3, #1
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00d      	beq.n	8004464 <mem_cmp+0x40>
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	1c5a      	adds	r2, r3, #1
 800444c:	61fa      	str	r2, [r7, #28]
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	4619      	mov	r1, r3
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	1c5a      	adds	r2, r3, #1
 8004456:	61ba      	str	r2, [r7, #24]
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	1acb      	subs	r3, r1, r3
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0ec      	beq.n	800443e <mem_cmp+0x1a>
	return r;
 8004464:	697b      	ldr	r3, [r7, #20]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3724      	adds	r7, #36	; 0x24
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800447a:	e002      	b.n	8004482 <chk_chr+0x12>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	3301      	adds	r3, #1
 8004480:	607b      	str	r3, [r7, #4]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d005      	beq.n	8004496 <chk_chr+0x26>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	461a      	mov	r2, r3
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	4293      	cmp	r3, r2
 8004494:	d1f2      	bne.n	800447c <chk_chr+0xc>
	return *str;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	781b      	ldrb	r3, [r3, #0]
}
 800449a:	4618      	mov	r0, r3
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	bc80      	pop	{r7}
 80044a2:	4770      	bx	lr

080044a4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	60fb      	str	r3, [r7, #12]
 80044b6:	e038      	b.n	800452a <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 80044b8:	492f      	ldr	r1, [pc, #188]	; (8004578 <chk_lock+0xd4>)
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4613      	mov	r3, r2
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	4413      	add	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d029      	beq.n	8004520 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80044cc:	492a      	ldr	r1, [pc, #168]	; (8004578 <chk_lock+0xd4>)
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4613      	mov	r3, r2
 80044d2:	005b      	lsls	r3, r3, #1
 80044d4:	4413      	add	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d11e      	bne.n	8004524 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 80044e6:	4924      	ldr	r1, [pc, #144]	; (8004578 <chk_lock+0xd4>)
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4613      	mov	r3, r2
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	3304      	adds	r3, #4
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80044fe:	429a      	cmp	r2, r3
 8004500:	d110      	bne.n	8004524 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8004502:	491d      	ldr	r1, [pc, #116]	; (8004578 <chk_lock+0xd4>)
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	4613      	mov	r3, r2
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	4413      	add	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	3308      	adds	r3, #8
 8004512:	881a      	ldrh	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800451a:	429a      	cmp	r2, r3
 800451c:	d102      	bne.n	8004524 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800451e:	e007      	b.n	8004530 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8004520:	2301      	movs	r3, #1
 8004522:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	3301      	adds	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d9c3      	bls.n	80044b8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2b02      	cmp	r3, #2
 8004534:	d109      	bne.n	800454a <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d102      	bne.n	8004542 <chk_lock+0x9e>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	2b02      	cmp	r3, #2
 8004540:	d101      	bne.n	8004546 <chk_lock+0xa2>
 8004542:	2300      	movs	r3, #0
 8004544:	e013      	b.n	800456e <chk_lock+0xca>
 8004546:	2312      	movs	r3, #18
 8004548:	e011      	b.n	800456e <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10b      	bne.n	8004568 <chk_lock+0xc4>
 8004550:	4909      	ldr	r1, [pc, #36]	; (8004578 <chk_lock+0xd4>)
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4613      	mov	r3, r2
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	330a      	adds	r3, #10
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004566:	d101      	bne.n	800456c <chk_lock+0xc8>
 8004568:	2310      	movs	r3, #16
 800456a:	e000      	b.n	800456e <chk_lock+0xca>
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	bc80      	pop	{r7}
 8004576:	4770      	bx	lr
 8004578:	200011e0 	.word	0x200011e0

0800457c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004582:	2300      	movs	r3, #0
 8004584:	607b      	str	r3, [r7, #4]
 8004586:	e002      	b.n	800458e <enq_lock+0x12>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3301      	adds	r3, #1
 800458c:	607b      	str	r3, [r7, #4]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d809      	bhi.n	80045a8 <enq_lock+0x2c>
 8004594:	490a      	ldr	r1, [pc, #40]	; (80045c0 <enq_lock+0x44>)
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	4613      	mov	r3, r2
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	4413      	add	r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1ef      	bne.n	8004588 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	200011e0 	.word	0x200011e0

080045c4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80045ce:	2300      	movs	r3, #0
 80045d0:	60fb      	str	r3, [r7, #12]
 80045d2:	e02b      	b.n	800462c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 80045d4:	4955      	ldr	r1, [pc, #340]	; (800472c <inc_lock+0x168>)
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	4613      	mov	r3, r2
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	4413      	add	r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d11b      	bne.n	8004626 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 80045ee:	494f      	ldr	r1, [pc, #316]	; (800472c <inc_lock+0x168>)
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	4613      	mov	r3, r2
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	4413      	add	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	3304      	adds	r3, #4
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8004606:	429a      	cmp	r2, r3
 8004608:	d10d      	bne.n	8004626 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800460a:	4948      	ldr	r1, [pc, #288]	; (800472c <inc_lock+0x168>)
 800460c:	68fa      	ldr	r2, [r7, #12]
 800460e:	4613      	mov	r3, r2
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	4413      	add	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	3308      	adds	r3, #8
 800461a:	881a      	ldrh	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8004622:	429a      	cmp	r2, r3
 8004624:	d006      	beq.n	8004634 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	3301      	adds	r3, #1
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d9d0      	bls.n	80045d4 <inc_lock+0x10>
 8004632:	e000      	b.n	8004636 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8004634:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b02      	cmp	r3, #2
 800463a:	d145      	bne.n	80046c8 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800463c:	2300      	movs	r3, #0
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	e002      	b.n	8004648 <inc_lock+0x84>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	3301      	adds	r3, #1
 8004646:	60fb      	str	r3, [r7, #12]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d809      	bhi.n	8004662 <inc_lock+0x9e>
 800464e:	4937      	ldr	r1, [pc, #220]	; (800472c <inc_lock+0x168>)
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	4613      	mov	r3, r2
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	4413      	add	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	440b      	add	r3, r1
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1ef      	bne.n	8004642 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2b02      	cmp	r3, #2
 8004666:	d101      	bne.n	800466c <inc_lock+0xa8>
 8004668:	2300      	movs	r3, #0
 800466a:	e05a      	b.n	8004722 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8004672:	482e      	ldr	r0, [pc, #184]	; (800472c <inc_lock+0x168>)
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4613      	mov	r3, r2
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	4413      	add	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4403      	add	r3, r0
 8004680:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8004688:	4828      	ldr	r0, [pc, #160]	; (800472c <inc_lock+0x168>)
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4613      	mov	r3, r2
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	4413      	add	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4403      	add	r3, r0
 8004696:	3304      	adds	r3, #4
 8004698:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 80046a0:	4922      	ldr	r1, [pc, #136]	; (800472c <inc_lock+0x168>)
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	4613      	mov	r3, r2
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	3308      	adds	r3, #8
 80046b0:	4602      	mov	r2, r0
 80046b2:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 80046b4:	491d      	ldr	r1, [pc, #116]	; (800472c <inc_lock+0x168>)
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4613      	mov	r3, r2
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	330a      	adds	r3, #10
 80046c4:	2200      	movs	r2, #0
 80046c6:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00c      	beq.n	80046e8 <inc_lock+0x124>
 80046ce:	4917      	ldr	r1, [pc, #92]	; (800472c <inc_lock+0x168>)
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	4613      	mov	r3, r2
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	4413      	add	r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	440b      	add	r3, r1
 80046dc:	330a      	adds	r3, #10
 80046de:	881b      	ldrh	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <inc_lock+0x124>
 80046e4:	2300      	movs	r3, #0
 80046e6:	e01c      	b.n	8004722 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10b      	bne.n	8004706 <inc_lock+0x142>
 80046ee:	490f      	ldr	r1, [pc, #60]	; (800472c <inc_lock+0x168>)
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	4613      	mov	r3, r2
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	4413      	add	r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	440b      	add	r3, r1
 80046fc:	330a      	adds	r3, #10
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	3301      	adds	r3, #1
 8004702:	b299      	uxth	r1, r3
 8004704:	e001      	b.n	800470a <inc_lock+0x146>
 8004706:	f44f 7180 	mov.w	r1, #256	; 0x100
 800470a:	4808      	ldr	r0, [pc, #32]	; (800472c <inc_lock+0x168>)
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4613      	mov	r3, r2
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	4413      	add	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4403      	add	r3, r0
 8004718:	330a      	adds	r3, #10
 800471a:	460a      	mov	r2, r1
 800471c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	3301      	adds	r3, #1
}
 8004722:	4618      	mov	r0, r3
 8004724:	3714      	adds	r7, #20
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr
 800472c:	200011e0 	.word	0x200011e0

08004730 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3b01      	subs	r3, #1
 800473c:	607b      	str	r3, [r7, #4]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d82e      	bhi.n	80047a2 <dec_lock+0x72>
		n = Files[i].ctr;
 8004744:	491b      	ldr	r1, [pc, #108]	; (80047b4 <dec_lock+0x84>)
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	4613      	mov	r3, r2
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	4413      	add	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	440b      	add	r3, r1
 8004752:	330a      	adds	r3, #10
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004758:	89fb      	ldrh	r3, [r7, #14]
 800475a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800475e:	d101      	bne.n	8004764 <dec_lock+0x34>
 8004760:	2300      	movs	r3, #0
 8004762:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8004764:	89fb      	ldrh	r3, [r7, #14]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <dec_lock+0x40>
 800476a:	89fb      	ldrh	r3, [r7, #14]
 800476c:	3b01      	subs	r3, #1
 800476e:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004770:	4910      	ldr	r1, [pc, #64]	; (80047b4 <dec_lock+0x84>)
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	330a      	adds	r3, #10
 8004780:	89fa      	ldrh	r2, [r7, #14]
 8004782:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004784:	89fb      	ldrh	r3, [r7, #14]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d108      	bne.n	800479c <dec_lock+0x6c>
 800478a:	490a      	ldr	r1, [pc, #40]	; (80047b4 <dec_lock+0x84>)
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	4613      	mov	r3, r2
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	4413      	add	r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	440b      	add	r3, r1
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800479c:	2300      	movs	r3, #0
 800479e:	737b      	strb	r3, [r7, #13]
 80047a0:	e001      	b.n	80047a6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80047a2:	2302      	movs	r3, #2
 80047a4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80047a6:	7b7b      	ldrb	r3, [r7, #13]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3714      	adds	r7, #20
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	200011e0 	.word	0x200011e0

080047b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80047c0:	2300      	movs	r3, #0
 80047c2:	60fb      	str	r3, [r7, #12]
 80047c4:	e016      	b.n	80047f4 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80047c6:	4910      	ldr	r1, [pc, #64]	; (8004808 <clear_lock+0x50>)
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4613      	mov	r3, r2
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	4413      	add	r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	440b      	add	r3, r1
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d108      	bne.n	80047ee <clear_lock+0x36>
 80047dc:	490a      	ldr	r1, [pc, #40]	; (8004808 <clear_lock+0x50>)
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4613      	mov	r3, r2
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	4413      	add	r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	440b      	add	r3, r1
 80047ea:	2200      	movs	r2, #0
 80047ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	3301      	adds	r3, #1
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d9e5      	bls.n	80047c6 <clear_lock+0xe>
	}
}
 80047fa:	bf00      	nop
 80047fc:	bf00      	nop
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	bc80      	pop	{r7}
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	200011e0 	.word	0x200011e0

0800480c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004814:	2300      	movs	r3, #0
 8004816:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800481e:	2b00      	cmp	r3, #0
 8004820:	d038      	beq.n	8004894 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8004828:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004830:	6879      	ldr	r1, [r7, #4]
 8004832:	2301      	movs	r3, #1
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	f7ff fd7f 	bl	8004338 <disk_write>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d002      	beq.n	8004846 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8004840:	2301      	movs	r3, #1
 8004842:	73fb      	strb	r3, [r7, #15]
 8004844:	e026      	b.n	8004894 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	1ad2      	subs	r2, r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800485e:	429a      	cmp	r2, r3
 8004860:	d218      	bcs.n	8004894 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8004868:	613b      	str	r3, [r7, #16]
 800486a:	e010      	b.n	800488e <sync_window+0x82>
					wsect += fs->fsize;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4413      	add	r3, r2
 8004876:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	2301      	movs	r3, #1
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	f7ff fd58 	bl	8004338 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	3b01      	subs	r3, #1
 800488c:	613b      	str	r3, [r7, #16]
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d8eb      	bhi.n	800486c <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8004894:	7bfb      	ldrb	r3, [r7, #15]
}
 8004896:	4618      	mov	r0, r3
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b084      	sub	sp, #16
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d01b      	beq.n	80048f0 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f7ff ffa7 	bl	800480c <sync_window>
 80048be:	4603      	mov	r3, r0
 80048c0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80048c2:	7bfb      	ldrb	r3, [r7, #15]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d113      	bne.n	80048f0 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	2301      	movs	r3, #1
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	f7ff fd10 	bl	80042f8 <disk_read>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d004      	beq.n	80048e8 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80048de:	f04f 33ff 	mov.w	r3, #4294967295
 80048e2:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b084      	sub	sp, #16
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7ff ff82 	bl	800480c <sync_window>
 8004908:	4603      	mov	r3, r0
 800490a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800490c:	7bfb      	ldrb	r3, [r7, #15]
 800490e:	2b00      	cmp	r3, #0
 8004910:	f040 809b 	bne.w	8004a4a <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800491a:	2b03      	cmp	r3, #3
 800491c:	f040 8088 	bne.w	8004a30 <sync_fs+0x136>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8004926:	2b01      	cmp	r3, #1
 8004928:	f040 8082 	bne.w	8004a30 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004932:	2100      	movs	r1, #0
 8004934:	4618      	mov	r0, r3
 8004936:	f7ff fd5b 	bl	80043f0 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2255      	movs	r2, #85	; 0x55
 800493e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	22aa      	movs	r2, #170	; 0xaa
 8004946:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2252      	movs	r2, #82	; 0x52
 800494e:	701a      	strb	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2252      	movs	r2, #82	; 0x52
 8004954:	705a      	strb	r2, [r3, #1]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2261      	movs	r2, #97	; 0x61
 800495a:	709a      	strb	r2, [r3, #2]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2241      	movs	r2, #65	; 0x41
 8004960:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2272      	movs	r2, #114	; 0x72
 8004966:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2272      	movs	r2, #114	; 0x72
 800496e:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2241      	movs	r2, #65	; 0x41
 8004976:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2261      	movs	r2, #97	; 0x61
 800497e:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004988:	b2da      	uxtb	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004996:	b29b      	uxth	r3, r3
 8004998:	0a1b      	lsrs	r3, r3, #8
 800499a:	b29b      	uxth	r3, r3
 800499c:	b2da      	uxtb	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80049aa:	0c1b      	lsrs	r3, r3, #16
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80049ba:	0e1b      	lsrs	r3, r3, #24
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80049d8:	b29b      	uxth	r3, r3
 80049da:	0a1b      	lsrs	r3, r3, #8
 80049dc:	b29b      	uxth	r3, r3
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80049ec:	0c1b      	lsrs	r3, r3, #16
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80049fc:	0e1b      	lsrs	r3, r3, #24
 80049fe:	b2da      	uxtb	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8004a22:	2301      	movs	r3, #1
 8004a24:	f7ff fc88 	bl	8004338 <disk_write>
			fs->fsi_flag = 0;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8004a36:	2200      	movs	r2, #0
 8004a38:	2100      	movs	r1, #0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7ff fc9c 	bl	8004378 <disk_ioctl>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <sync_fs+0x150>
			res = FR_DISK_ERR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	3b02      	subs	r3, #2
 8004a62:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004a6a:	3b02      	subs	r3, #2
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d301      	bcc.n	8004a76 <clust2sect+0x22>
 8004a72:	2300      	movs	r3, #0
 8004a74:	e00a      	b.n	8004a8c <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	fb03 f202 	mul.w	r2, r3, r2
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8004a8a:	4413      	add	r3, r2
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bc80      	pop	{r7}
 8004a94:	4770      	bx	lr

08004a96 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b086      	sub	sp, #24
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d905      	bls.n	8004ab2 <get_fat+0x1c>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d302      	bcc.n	8004ab8 <get_fat+0x22>
		val = 1;	/* Internal error */
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	e0a3      	b.n	8004c00 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8004abc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004ac4:	2b03      	cmp	r3, #3
 8004ac6:	d068      	beq.n	8004b9a <get_fat+0x104>
 8004ac8:	2b03      	cmp	r3, #3
 8004aca:	f300 808f 	bgt.w	8004bec <get_fat+0x156>
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d002      	beq.n	8004ad8 <get_fat+0x42>
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d040      	beq.n	8004b58 <get_fat+0xc2>
 8004ad6:	e089      	b.n	8004bec <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	085b      	lsrs	r3, r3, #1
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	0a5b      	lsrs	r3, r3, #9
 8004af0:	4413      	add	r3, r2
 8004af2:	4619      	mov	r1, r3
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f7ff fed2 	bl	800489e <move_window>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d178      	bne.n	8004bf2 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	1c5a      	adds	r2, r3, #1
 8004b04:	60fa      	str	r2, [r7, #12]
 8004b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	5cd3      	ldrb	r3, [r2, r3]
 8004b0e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	0a5b      	lsrs	r3, r3, #9
 8004b1a:	4413      	add	r3, r2
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7ff febd 	bl	800489e <move_window>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d165      	bne.n	8004bf6 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	5cd3      	ldrb	r3, [r2, r3]
 8004b34:	021b      	lsls	r3, r3, #8
 8004b36:	461a      	mov	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <get_fat+0xb8>
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	091b      	lsrs	r3, r3, #4
 8004b4c:	e002      	b.n	8004b54 <get_fat+0xbe>
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b54:	617b      	str	r3, [r7, #20]
			break;
 8004b56:	e053      	b.n	8004c00 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	0a1b      	lsrs	r3, r3, #8
 8004b62:	4413      	add	r3, r2
 8004b64:	4619      	mov	r1, r3
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7ff fe99 	bl	800489e <move_window>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d143      	bne.n	8004bfa <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	3301      	adds	r3, #1
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	021b      	lsls	r3, r3, #8
 8004b88:	b21a      	sxth	r2, r3
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	b21b      	sxth	r3, r3
 8004b90:	4313      	orrs	r3, r2
 8004b92:	b21b      	sxth	r3, r3
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	617b      	str	r3, [r7, #20]
			break;
 8004b98:	e032      	b.n	8004c00 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	09db      	lsrs	r3, r3, #7
 8004ba4:	4413      	add	r3, r2
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f7ff fe78 	bl	800489e <move_window>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d124      	bne.n	8004bfe <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	3303      	adds	r3, #3
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	061a      	lsls	r2, r3, #24
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	3302      	adds	r3, #2
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	041b      	lsls	r3, r3, #16
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	3201      	adds	r2, #1
 8004bd8:	7812      	ldrb	r2, [r2, #0]
 8004bda:	0212      	lsls	r2, r2, #8
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	7812      	ldrb	r2, [r2, #0]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004be8:	617b      	str	r3, [r7, #20]
			break;
 8004bea:	e009      	b.n	8004c00 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8004bec:	2301      	movs	r3, #1
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	e006      	b.n	8004c00 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004bf2:	bf00      	nop
 8004bf4:	e004      	b.n	8004c00 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004bf6:	bf00      	nop
 8004bf8:	e002      	b.n	8004c00 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004bfa:	bf00      	nop
 8004bfc:	e000      	b.n	8004c00 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004bfe:	bf00      	nop
		}
	}

	return val;
 8004c00:	697b      	ldr	r3, [r7, #20]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3718      	adds	r7, #24
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b088      	sub	sp, #32
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d905      	bls.n	8004c28 <put_fat+0x1e>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d302      	bcc.n	8004c2e <put_fat+0x24>
		res = FR_INT_ERR;
 8004c28:	2302      	movs	r3, #2
 8004c2a:	77fb      	strb	r3, [r7, #31]
 8004c2c:	e0f6      	b.n	8004e1c <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	f000 809e 	beq.w	8004d76 <put_fat+0x16c>
 8004c3a:	2b03      	cmp	r3, #3
 8004c3c:	f300 80e4 	bgt.w	8004e08 <put_fat+0x1fe>
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d002      	beq.n	8004c4a <put_fat+0x40>
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d06f      	beq.n	8004d28 <put_fat+0x11e>
 8004c48:	e0de      	b.n	8004e08 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	617b      	str	r3, [r7, #20]
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	085b      	lsrs	r3, r3, #1
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4413      	add	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	0a5b      	lsrs	r3, r3, #9
 8004c62:	4413      	add	r3, r2
 8004c64:	4619      	mov	r1, r3
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f7ff fe19 	bl	800489e <move_window>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004c70:	7ffb      	ldrb	r3, [r7, #31]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f040 80cb 	bne.w	8004e0e <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	1c5a      	adds	r2, r3, #1
 8004c7c:	617a      	str	r2, [r7, #20]
 8004c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	4413      	add	r3, r2
 8004c86:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00d      	beq.n	8004cae <put_fat+0xa4>
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	b25b      	sxtb	r3, r3
 8004c98:	f003 030f 	and.w	r3, r3, #15
 8004c9c:	b25a      	sxtb	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	b25b      	sxtb	r3, r3
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	b25b      	sxtb	r3, r3
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	e001      	b.n	8004cb2 <put_fat+0xa8>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	0a5b      	lsrs	r3, r3, #9
 8004cc8:	4413      	add	r3, r2
 8004cca:	4619      	mov	r1, r3
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f7ff fde6 	bl	800489e <move_window>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004cd6:	7ffb      	ldrb	r3, [r7, #31]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f040 809a 	bne.w	8004e12 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f003 0301 	and.w	r3, r3, #1
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d003      	beq.n	8004cfc <put_fat+0xf2>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	091b      	lsrs	r3, r3, #4
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	e00e      	b.n	8004d1a <put_fat+0x110>
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	b25b      	sxtb	r3, r3
 8004d02:	f023 030f 	bic.w	r3, r3, #15
 8004d06:	b25a      	sxtb	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	0a1b      	lsrs	r3, r3, #8
 8004d0c:	b25b      	sxtb	r3, r3
 8004d0e:	f003 030f 	and.w	r3, r3, #15
 8004d12:	b25b      	sxtb	r3, r3
 8004d14:	4313      	orrs	r3, r2
 8004d16:	b25b      	sxtb	r3, r3
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8004d26:	e079      	b.n	8004e1c <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	0a1b      	lsrs	r3, r3, #8
 8004d32:	4413      	add	r3, r2
 8004d34:	4619      	mov	r1, r3
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f7ff fdb1 	bl	800489e <move_window>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004d40:	7ffb      	ldrb	r3, [r7, #31]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d167      	bne.n	8004e16 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	4413      	add	r3, r2
 8004d52:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	701a      	strb	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	0a1b      	lsrs	r3, r3, #8
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	3301      	adds	r3, #1
 8004d68:	b2d2      	uxtb	r2, r2
 8004d6a:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8004d74:	e052      	b.n	8004e1c <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	09db      	lsrs	r3, r3, #7
 8004d80:	4413      	add	r3, r2
 8004d82:	4619      	mov	r1, r3
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f7ff fd8a 	bl	800489e <move_window>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004d8e:	7ffb      	ldrb	r3, [r7, #31]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d142      	bne.n	8004e1a <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	4413      	add	r3, r2
 8004da0:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	3303      	adds	r3, #3
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	061a      	lsls	r2, r3, #24
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	3302      	adds	r3, #2
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	041b      	lsls	r3, r3, #16
 8004db2:	4313      	orrs	r3, r2
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	3201      	adds	r2, #1
 8004db8:	7812      	ldrb	r2, [r2, #0]
 8004dba:	0212      	lsls	r2, r2, #8
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	69ba      	ldr	r2, [r7, #24]
 8004dc0:	7812      	ldrb	r2, [r2, #0]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	b2da      	uxtb	r2, r3
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	701a      	strb	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	0a1b      	lsrs	r3, r3, #8
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	3301      	adds	r3, #1
 8004de2:	b2d2      	uxtb	r2, r2
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	0c1a      	lsrs	r2, r3, #16
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	3302      	adds	r3, #2
 8004dee:	b2d2      	uxtb	r2, r2
 8004df0:	701a      	strb	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	0e1a      	lsrs	r2, r3, #24
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	3303      	adds	r3, #3
 8004dfa:	b2d2      	uxtb	r2, r2
 8004dfc:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8004e06:	e009      	b.n	8004e1c <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 8004e08:	2302      	movs	r3, #2
 8004e0a:	77fb      	strb	r3, [r7, #31]
 8004e0c:	e006      	b.n	8004e1c <put_fat+0x212>
			if (res != FR_OK) break;
 8004e0e:	bf00      	nop
 8004e10:	e004      	b.n	8004e1c <put_fat+0x212>
			if (res != FR_OK) break;
 8004e12:	bf00      	nop
 8004e14:	e002      	b.n	8004e1c <put_fat+0x212>
			if (res != FR_OK) break;
 8004e16:	bf00      	nop
 8004e18:	e000      	b.n	8004e1c <put_fat+0x212>
			if (res != FR_OK) break;
 8004e1a:	bf00      	nop
		}
	}

	return res;
 8004e1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3720      	adds	r7, #32
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d905      	bls.n	8004e42 <remove_chain+0x1c>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d302      	bcc.n	8004e48 <remove_chain+0x22>
		res = FR_INT_ERR;
 8004e42:	2302      	movs	r3, #2
 8004e44:	73fb      	strb	r3, [r7, #15]
 8004e46:	e043      	b.n	8004ed0 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8004e4c:	e036      	b.n	8004ebc <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8004e4e:	6839      	ldr	r1, [r7, #0]
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7ff fe20 	bl	8004a96 <get_fat>
 8004e56:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d035      	beq.n	8004eca <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d102      	bne.n	8004e6a <remove_chain+0x44>
 8004e64:	2302      	movs	r3, #2
 8004e66:	73fb      	strb	r3, [r7, #15]
 8004e68:	e032      	b.n	8004ed0 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e70:	d102      	bne.n	8004e78 <remove_chain+0x52>
 8004e72:	2301      	movs	r3, #1
 8004e74:	73fb      	strb	r3, [r7, #15]
 8004e76:	e02b      	b.n	8004ed0 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8004e78:	2200      	movs	r2, #0
 8004e7a:	6839      	ldr	r1, [r7, #0]
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f7ff fec4 	bl	8004c0a <put_fat>
 8004e82:	4603      	mov	r3, r0
 8004e84:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d120      	bne.n	8004ece <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e96:	d00f      	beq.n	8004eb8 <remove_chain+0x92>
				fs->free_clust++;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004e9e:	1c5a      	adds	r2, r3, #1
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8004eac:	f043 0301 	orr.w	r3, r3, #1
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d3c2      	bcc.n	8004e4e <remove_chain+0x28>
 8004ec8:	e002      	b.n	8004ed0 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8004eca:	bf00      	nop
 8004ecc:	e000      	b.n	8004ed0 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8004ece:	bf00      	nop
		}
	}

	return res;
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b086      	sub	sp, #24
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10f      	bne.n	8004f0a <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004ef0:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <create_chain+0x2a>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d31c      	bcc.n	8004f3e <create_chain+0x64>
 8004f04:	2301      	movs	r3, #1
 8004f06:	613b      	str	r3, [r7, #16]
 8004f08:	e019      	b.n	8004f3e <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8004f0a:	6839      	ldr	r1, [r7, #0]
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f7ff fdc2 	bl	8004a96 <get_fat>
 8004f12:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d801      	bhi.n	8004f1e <create_chain+0x44>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e076      	b.n	800500c <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f24:	d101      	bne.n	8004f2a <create_chain+0x50>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	e070      	b.n	800500c <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d201      	bcs.n	8004f3a <create_chain+0x60>
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	e068      	b.n	800500c <create_chain+0x132>
		scl = clst;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	3301      	adds	r3, #1
 8004f46:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d307      	bcc.n	8004f64 <create_chain+0x8a>
			ncl = 2;
 8004f54:	2302      	movs	r3, #2
 8004f56:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d901      	bls.n	8004f64 <create_chain+0x8a>
 8004f60:	2300      	movs	r3, #0
 8004f62:	e053      	b.n	800500c <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8004f64:	6979      	ldr	r1, [r7, #20]
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7ff fd95 	bl	8004a96 <get_fat>
 8004f6c:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00e      	beq.n	8004f92 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7a:	d002      	beq.n	8004f82 <create_chain+0xa8>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d101      	bne.n	8004f86 <create_chain+0xac>
			return cs;
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	e042      	b.n	800500c <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d1d9      	bne.n	8004f42 <create_chain+0x68>
 8004f8e:	2300      	movs	r3, #0
 8004f90:	e03c      	b.n	800500c <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8004f92:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8004f94:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8004f98:	6979      	ldr	r1, [r7, #20]
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7ff fe35 	bl	8004c0a <put_fat>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <create_chain+0xe4>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d006      	beq.n	8004fbe <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	6839      	ldr	r1, [r7, #0]
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f7ff fe28 	bl	8004c0a <put_fat>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d11a      	bne.n	8004ffa <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd6:	d018      	beq.n	800500a <create_chain+0x130>
			fs->free_clust--;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004fde:	1e5a      	subs	r2, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8004ff8:	e007      	b.n	800500a <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8004ffa:	7bfb      	ldrb	r3, [r7, #15]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d102      	bne.n	8005006 <create_chain+0x12c>
 8005000:	f04f 33ff 	mov.w	r3, #4294967295
 8005004:	e000      	b.n	8005008 <create_chain+0x12e>
 8005006:	2301      	movs	r3, #1
 8005008:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800500a:	697b      	ldr	r3, [r7, #20]
}
 800500c:	4618      	mov	r0, r3
 800500e:	3718      	adds	r7, #24
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8005024:	3304      	adds	r3, #4
 8005026:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	0a5b      	lsrs	r3, r3, #9
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8005032:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8005036:	fbb3 f3f2 	udiv	r3, r3, r2
 800503a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1d1a      	adds	r2, r3, #4
 8005040:	613a      	str	r2, [r7, #16]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d101      	bne.n	8005050 <clmt_clust+0x3c>
 800504c:	2300      	movs	r3, #0
 800504e:	e010      	b.n	8005072 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	429a      	cmp	r2, r3
 8005056:	d307      	bcc.n	8005068 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	3304      	adds	r3, #4
 8005064:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005066:	e7e9      	b.n	800503c <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 8005068:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	4413      	add	r3, r2
}
 8005072:	4618      	mov	r0, r3
 8005074:	371c      	adds	r7, #28
 8005076:	46bd      	mov	sp, r7
 8005078:	bc80      	pop	{r7}
 800507a:	4770      	bx	lr

0800507c <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	b29a      	uxth	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8005096:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d007      	beq.n	80050ae <dir_sdi+0x32>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80050a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d301      	bcc.n	80050b2 <dir_sdi+0x36>
		return FR_INT_ERR;
 80050ae:	2302      	movs	r3, #2
 80050b0:	e074      	b.n	800519c <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10c      	bne.n	80050d2 <dir_sdi+0x56>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80050be:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80050c2:	2b03      	cmp	r3, #3
 80050c4:	d105      	bne.n	80050d2 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80050cc:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80050d0:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d111      	bne.n	80050fc <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80050de:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80050e2:	461a      	mov	r2, r3
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d301      	bcc.n	80050ee <dir_sdi+0x72>
			return FR_INT_ERR;
 80050ea:	2302      	movs	r3, #2
 80050ec:	e056      	b.n	800519c <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80050f4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80050f8:	613b      	str	r3, [r7, #16]
 80050fa:	e032      	b.n	8005162 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005102:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800510a:	e01e      	b.n	800514a <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005112:	6979      	ldr	r1, [r7, #20]
 8005114:	4618      	mov	r0, r3
 8005116:	f7ff fcbe 	bl	8004a96 <get_fat>
 800511a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005122:	d101      	bne.n	8005128 <dir_sdi+0xac>
 8005124:	2301      	movs	r3, #1
 8005126:	e039      	b.n	800519c <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d907      	bls.n	800513e <dir_sdi+0xc2>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005134:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	429a      	cmp	r2, r3
 800513c:	d301      	bcc.n	8005142 <dir_sdi+0xc6>
				return FR_INT_ERR;
 800513e:	2302      	movs	r3, #2
 8005140:	e02c      	b.n	800519c <dir_sdi+0x120>
			idx -= ic;
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	429a      	cmp	r2, r3
 8005150:	d2dc      	bcs.n	800510c <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005158:	6979      	ldr	r1, [r7, #20]
 800515a:	4618      	mov	r0, r3
 800515c:	f7ff fc7a 	bl	8004a54 <clust2sect>
 8005160:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <dir_sdi+0xf8>
 8005170:	2302      	movs	r3, #2
 8005172:	e013      	b.n	800519c <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	091a      	lsrs	r2, r3, #4
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	441a      	add	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005188:	461a      	mov	r2, r3
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	f003 030f 	and.w	r3, r3, #15
 8005190:	015b      	lsls	r3, r3, #5
 8005192:	441a      	add	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3718      	adds	r7, #24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80051a4:	b590      	push	{r4, r7, lr}
 80051a6:	b087      	sub	sp, #28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 80051b4:	3301      	adds	r3, #1
 80051b6:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d004      	beq.n	80051ca <dir_next+0x26>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <dir_next+0x2a>
		return FR_NO_FILE;
 80051ca:	2304      	movs	r3, #4
 80051cc:	e0dd      	b.n	800538a <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f040 80c6 	bne.w	8005366 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10b      	bne.n	800520a <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80051f8:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80051fc:	461a      	mov	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	4293      	cmp	r3, r2
 8005202:	f0c0 80b0 	bcc.w	8005366 <dir_next+0x1c2>
				return FR_NO_FILE;
 8005206:	2304      	movs	r3, #4
 8005208:	e0bf      	b.n	800538a <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	091b      	lsrs	r3, r3, #4
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8005214:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8005218:	3a01      	subs	r2, #1
 800521a:	4013      	ands	r3, r2
 800521c:	2b00      	cmp	r3, #0
 800521e:	f040 80a2 	bne.w	8005366 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800522e:	4619      	mov	r1, r3
 8005230:	4610      	mov	r0, r2
 8005232:	f7ff fc30 	bl	8004a96 <get_fat>
 8005236:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d801      	bhi.n	8005242 <dir_next+0x9e>
 800523e:	2302      	movs	r3, #2
 8005240:	e0a3      	b.n	800538a <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005248:	d101      	bne.n	800524e <dir_next+0xaa>
 800524a:	2301      	movs	r3, #1
 800524c:	e09d      	b.n	800538a <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005254:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	429a      	cmp	r2, r3
 800525c:	d374      	bcc.n	8005348 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d101      	bne.n	8005268 <dir_next+0xc4>
 8005264:	2304      	movs	r3, #4
 8005266:	e090      	b.n	800538a <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005274:	4619      	mov	r1, r3
 8005276:	4610      	mov	r0, r2
 8005278:	f7ff fe2f 	bl	8004eda <create_chain>
 800527c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <dir_next+0xe4>
 8005284:	2307      	movs	r3, #7
 8005286:	e080      	b.n	800538a <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <dir_next+0xee>
 800528e:	2302      	movs	r3, #2
 8005290:	e07b      	b.n	800538a <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d101      	bne.n	800529e <dir_next+0xfa>
 800529a:	2301      	movs	r3, #1
 800529c:	e075      	b.n	800538a <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7ff fab1 	bl	800480c <sync_window>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <dir_next+0x110>
 80052b0:	2301      	movs	r3, #1
 80052b2:	e06a      	b.n	800538a <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052be:	2100      	movs	r1, #0
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7ff f895 	bl	80043f0 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 80052d2:	6979      	ldr	r1, [r7, #20]
 80052d4:	4610      	mov	r0, r2
 80052d6:	f7ff fbbd 	bl	8004a54 <clust2sect>
 80052da:	4603      	mov	r3, r0
 80052dc:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80052e0:	2300      	movs	r3, #0
 80052e2:	613b      	str	r3, [r7, #16]
 80052e4:	e01b      	b.n	800531e <dir_next+0x17a>
						dp->fs->wflag = 1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff fa87 	bl	800480c <sync_window>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <dir_next+0x164>
 8005304:	2301      	movs	r3, #1
 8005306:	e040      	b.n	800538a <dir_next+0x1e6>
						dp->fs->winsect++;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800530e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8005312:	3201      	adds	r2, #1
 8005314:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	3301      	adds	r3, #1
 800531c:	613b      	str	r3, [r7, #16]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005324:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005328:	461a      	mov	r2, r3
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	4293      	cmp	r3, r2
 800532e:	d3da      	bcc.n	80052e6 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005336:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	1a8a      	subs	r2, r1, r2
 8005344:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005356:	6979      	ldr	r1, [r7, #20]
 8005358:	4618      	mov	r0, r3
 800535a:	f7ff fb7b 	bl	8004a54 <clust2sect>
 800535e:	4602      	mov	r2, r0
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	b29a      	uxth	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005376:	461a      	mov	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f003 030f 	and.w	r3, r3, #15
 800537e:	015b      	lsls	r3, r3, #5
 8005380:	441a      	add	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	bd90      	pop	{r4, r7, pc}

08005392 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b084      	sub	sp, #16
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
 800539a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800539c:	2100      	movs	r1, #0
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff fe6c 	bl	800507c <dir_sdi>
 80053a4:	4603      	mov	r3, r0
 80053a6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d131      	bne.n	8005412 <dir_alloc+0x80>
		n = 0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80053be:	4619      	mov	r1, r3
 80053c0:	4610      	mov	r0, r2
 80053c2:	f7ff fa6c 	bl	800489e <move_window>
 80053c6:	4603      	mov	r3, r0
 80053c8:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d11f      	bne.n	8005410 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	2be5      	cmp	r3, #229	; 0xe5
 80053da:	d005      	beq.n	80053e8 <dir_alloc+0x56>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d107      	bne.n	80053f8 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	3301      	adds	r3, #1
 80053ec:	60bb      	str	r3, [r7, #8]
 80053ee:	68ba      	ldr	r2, [r7, #8]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d102      	bne.n	80053fc <dir_alloc+0x6a>
 80053f6:	e00c      	b.n	8005412 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80053f8:	2300      	movs	r3, #0
 80053fa:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 80053fc:	2101      	movs	r1, #1
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7ff fed0 	bl	80051a4 <dir_next>
 8005404:	4603      	mov	r3, r0
 8005406:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8005408:	7bfb      	ldrb	r3, [r7, #15]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0d1      	beq.n	80053b2 <dir_alloc+0x20>
 800540e:	e000      	b.n	8005412 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8005410:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	2b04      	cmp	r3, #4
 8005416:	d101      	bne.n	800541c <dir_alloc+0x8a>
 8005418:	2307      	movs	r3, #7
 800541a:	73fb      	strb	r3, [r7, #15]
	return res;
 800541c:	7bfb      	ldrb	r3, [r7, #15]
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8005426:	b480      	push	{r7}
 8005428:	b085      	sub	sp, #20
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
 800542e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	331b      	adds	r3, #27
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	021b      	lsls	r3, r3, #8
 8005438:	b21a      	sxth	r2, r3
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	331a      	adds	r3, #26
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	b21b      	sxth	r3, r3
 8005442:	4313      	orrs	r3, r2
 8005444:	b21b      	sxth	r3, r3
 8005446:	b29b      	uxth	r3, r3
 8005448:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005450:	2b03      	cmp	r3, #3
 8005452:	d10f      	bne.n	8005474 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	3315      	adds	r3, #21
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	021b      	lsls	r3, r3, #8
 800545c:	b21a      	sxth	r2, r3
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	3314      	adds	r3, #20
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	b21b      	sxth	r3, r3
 8005466:	4313      	orrs	r3, r2
 8005468:	b21b      	sxth	r3, r3
 800546a:	b29b      	uxth	r3, r3
 800546c:	041b      	lsls	r3, r3, #16
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	4313      	orrs	r3, r2
 8005472:	60fb      	str	r3, [r7, #12]

	return cl;
 8005474:	68fb      	ldr	r3, [r7, #12]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3714      	adds	r7, #20
 800547a:	46bd      	mov	sp, r7
 800547c:	bc80      	pop	{r7}
 800547e:	4770      	bx	lr

08005480 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	331a      	adds	r3, #26
 800548e:	683a      	ldr	r2, [r7, #0]
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	701a      	strb	r2, [r3, #0]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	b29b      	uxth	r3, r3
 8005498:	0a1b      	lsrs	r3, r3, #8
 800549a:	b29a      	uxth	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	331b      	adds	r3, #27
 80054a0:	b2d2      	uxtb	r2, r2
 80054a2:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	0c1a      	lsrs	r2, r3, #16
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	3314      	adds	r3, #20
 80054ac:	b2d2      	uxtb	r2, r2
 80054ae:	701a      	strb	r2, [r3, #0]
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	0c1b      	lsrs	r3, r3, #16
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	0a1b      	lsrs	r3, r3, #8
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	3315      	adds	r3, #21
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	701a      	strb	r2, [r3, #0]
}
 80054c2:	bf00      	nop
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr

080054cc <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80054d4:	2100      	movs	r1, #0
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f7ff fdd0 	bl	800507c <dir_sdi>
 80054dc:	4603      	mov	r3, r0
 80054de:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80054e0:	7dfb      	ldrb	r3, [r7, #23]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <dir_find+0x1e>
 80054e6:	7dfb      	ldrb	r3, [r7, #23]
 80054e8:	e03b      	b.n	8005562 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80054f6:	4619      	mov	r1, r3
 80054f8:	4610      	mov	r0, r2
 80054fa:	f7ff f9d0 	bl	800489e <move_window>
 80054fe:	4603      	mov	r3, r0
 8005500:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005502:	7dfb      	ldrb	r3, [r7, #23]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d128      	bne.n	800555a <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800550e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005516:	7bfb      	ldrb	r3, [r7, #15]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d102      	bne.n	8005522 <dir_find+0x56>
 800551c:	2304      	movs	r3, #4
 800551e:	75fb      	strb	r3, [r7, #23]
 8005520:	e01e      	b.n	8005560 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	330b      	adds	r3, #11
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10a      	bne.n	8005546 <dir_find+0x7a>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005536:	220b      	movs	r2, #11
 8005538:	4619      	mov	r1, r3
 800553a:	6938      	ldr	r0, [r7, #16]
 800553c:	f7fe ff72 	bl	8004424 <mem_cmp>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00b      	beq.n	800555e <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8005546:	2100      	movs	r1, #0
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f7ff fe2b 	bl	80051a4 <dir_next>
 800554e:	4603      	mov	r3, r0
 8005550:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005552:	7dfb      	ldrb	r3, [r7, #23]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0c8      	beq.n	80054ea <dir_find+0x1e>
 8005558:	e002      	b.n	8005560 <dir_find+0x94>
		if (res != FR_OK) break;
 800555a:	bf00      	nop
 800555c:	e000      	b.n	8005560 <dir_find+0x94>
			break;
 800555e:	bf00      	nop

	return res;
 8005560:	7dfb      	ldrb	r3, [r7, #23]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3718      	adds	r7, #24
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005572:	2101      	movs	r1, #1
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f7ff ff0c 	bl	8005392 <dir_alloc>
 800557a:	4603      	mov	r3, r0
 800557c:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800557e:	7bfb      	ldrb	r3, [r7, #15]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d126      	bne.n	80055d2 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f7ff f983 	bl	800489e <move_window>
 8005598:	4603      	mov	r3, r0
 800559a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800559c:	7bfb      	ldrb	r3, [r7, #15]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d117      	bne.n	80055d2 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055a8:	2220      	movs	r2, #32
 80055aa:	2100      	movs	r1, #0
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7fe ff1f 	bl	80043f0 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80055be:	220b      	movs	r2, #11
 80055c0:	4619      	mov	r1, r3
 80055c2:	f7fe fef7 	bl	80043b4 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	60fb      	str	r3, [r7, #12]
 80055ec:	e002      	b.n	80055f4 <create_name+0x18>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	3301      	adds	r3, #1
 80055f2:	60fb      	str	r3, [r7, #12]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	2b2f      	cmp	r3, #47	; 0x2f
 80055fa:	d0f8      	beq.n	80055ee <create_name+0x12>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	781b      	ldrb	r3, [r3, #0]
 8005600:	2b5c      	cmp	r3, #92	; 0x5c
 8005602:	d0f4      	beq.n	80055ee <create_name+0x12>
	sfn = dp->fn;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800560a:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800560c:	220b      	movs	r2, #11
 800560e:	2120      	movs	r1, #32
 8005610:	68b8      	ldr	r0, [r7, #8]
 8005612:	f7fe feed 	bl	80043f0 <mem_set>
	si = i = b = 0; ni = 8;
 8005616:	2300      	movs	r3, #0
 8005618:	77fb      	strb	r3, [r7, #31]
 800561a:	2300      	movs	r3, #0
 800561c:	613b      	str	r3, [r7, #16]
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	617b      	str	r3, [r7, #20]
 8005622:	2308      	movs	r3, #8
 8005624:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	617a      	str	r2, [r7, #20]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4413      	add	r3, r2
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8005634:	7fbb      	ldrb	r3, [r7, #30]
 8005636:	2b20      	cmp	r3, #32
 8005638:	d953      	bls.n	80056e2 <create_name+0x106>
 800563a:	7fbb      	ldrb	r3, [r7, #30]
 800563c:	2b2f      	cmp	r3, #47	; 0x2f
 800563e:	d050      	beq.n	80056e2 <create_name+0x106>
 8005640:	7fbb      	ldrb	r3, [r7, #30]
 8005642:	2b5c      	cmp	r3, #92	; 0x5c
 8005644:	d04d      	beq.n	80056e2 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8005646:	7fbb      	ldrb	r3, [r7, #30]
 8005648:	2b2e      	cmp	r3, #46	; 0x2e
 800564a:	d003      	beq.n	8005654 <create_name+0x78>
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	429a      	cmp	r2, r3
 8005652:	d30f      	bcc.n	8005674 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	2b08      	cmp	r3, #8
 8005658:	d102      	bne.n	8005660 <create_name+0x84>
 800565a:	7fbb      	ldrb	r3, [r7, #30]
 800565c:	2b2e      	cmp	r3, #46	; 0x2e
 800565e:	d001      	beq.n	8005664 <create_name+0x88>
 8005660:	2306      	movs	r3, #6
 8005662:	e073      	b.n	800574c <create_name+0x170>
			i = 8; ni = 11;
 8005664:	2308      	movs	r3, #8
 8005666:	613b      	str	r3, [r7, #16]
 8005668:	230b      	movs	r3, #11
 800566a:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800566c:	7ffb      	ldrb	r3, [r7, #31]
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	77fb      	strb	r3, [r7, #31]
 8005672:	e035      	b.n	80056e0 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8005674:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005678:	2b00      	cmp	r3, #0
 800567a:	da08      	bge.n	800568e <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 800567c:	7ffb      	ldrb	r3, [r7, #31]
 800567e:	f043 0303 	orr.w	r3, r3, #3
 8005682:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005684:	7fbb      	ldrb	r3, [r7, #30]
 8005686:	3b80      	subs	r3, #128	; 0x80
 8005688:	4a32      	ldr	r2, [pc, #200]	; (8005754 <create_name+0x178>)
 800568a:	5cd3      	ldrb	r3, [r2, r3]
 800568c:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800568e:	7fbb      	ldrb	r3, [r7, #30]
 8005690:	4619      	mov	r1, r3
 8005692:	4831      	ldr	r0, [pc, #196]	; (8005758 <create_name+0x17c>)
 8005694:	f7fe feec 	bl	8004470 <chk_chr>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <create_name+0xc6>
				return FR_INVALID_NAME;
 800569e:	2306      	movs	r3, #6
 80056a0:	e054      	b.n	800574c <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 80056a2:	7fbb      	ldrb	r3, [r7, #30]
 80056a4:	2b40      	cmp	r3, #64	; 0x40
 80056a6:	d907      	bls.n	80056b8 <create_name+0xdc>
 80056a8:	7fbb      	ldrb	r3, [r7, #30]
 80056aa:	2b5a      	cmp	r3, #90	; 0x5a
 80056ac:	d804      	bhi.n	80056b8 <create_name+0xdc>
				b |= 2;
 80056ae:	7ffb      	ldrb	r3, [r7, #31]
 80056b0:	f043 0302 	orr.w	r3, r3, #2
 80056b4:	77fb      	strb	r3, [r7, #31]
 80056b6:	e00c      	b.n	80056d2 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 80056b8:	7fbb      	ldrb	r3, [r7, #30]
 80056ba:	2b60      	cmp	r3, #96	; 0x60
 80056bc:	d909      	bls.n	80056d2 <create_name+0xf6>
 80056be:	7fbb      	ldrb	r3, [r7, #30]
 80056c0:	2b7a      	cmp	r3, #122	; 0x7a
 80056c2:	d806      	bhi.n	80056d2 <create_name+0xf6>
					b |= 1; c -= 0x20;
 80056c4:	7ffb      	ldrb	r3, [r7, #31]
 80056c6:	f043 0301 	orr.w	r3, r3, #1
 80056ca:	77fb      	strb	r3, [r7, #31]
 80056cc:	7fbb      	ldrb	r3, [r7, #30]
 80056ce:	3b20      	subs	r3, #32
 80056d0:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	613a      	str	r2, [r7, #16]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	4413      	add	r3, r2
 80056dc:	7fba      	ldrb	r2, [r7, #30]
 80056de:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80056e0:	e7a1      	b.n	8005626 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	441a      	add	r2, r3
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80056ec:	7fbb      	ldrb	r3, [r7, #30]
 80056ee:	2b20      	cmp	r3, #32
 80056f0:	d801      	bhi.n	80056f6 <create_name+0x11a>
 80056f2:	2304      	movs	r3, #4
 80056f4:	e000      	b.n	80056f8 <create_name+0x11c>
 80056f6:	2300      	movs	r3, #0
 80056f8:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <create_name+0x128>
 8005700:	2306      	movs	r3, #6
 8005702:	e023      	b.n	800574c <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	2be5      	cmp	r3, #229	; 0xe5
 800570a:	d102      	bne.n	8005712 <create_name+0x136>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2205      	movs	r2, #5
 8005710:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2b08      	cmp	r3, #8
 8005716:	d102      	bne.n	800571e <create_name+0x142>
 8005718:	7ffb      	ldrb	r3, [r7, #31]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800571e:	7ffb      	ldrb	r3, [r7, #31]
 8005720:	f003 0303 	and.w	r3, r3, #3
 8005724:	2b01      	cmp	r3, #1
 8005726:	d103      	bne.n	8005730 <create_name+0x154>
 8005728:	7fbb      	ldrb	r3, [r7, #30]
 800572a:	f043 0310 	orr.w	r3, r3, #16
 800572e:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8005730:	7ffb      	ldrb	r3, [r7, #31]
 8005732:	f003 030c 	and.w	r3, r3, #12
 8005736:	2b04      	cmp	r3, #4
 8005738:	d103      	bne.n	8005742 <create_name+0x166>
 800573a:	7fbb      	ldrb	r3, [r7, #30]
 800573c:	f043 0308 	orr.w	r3, r3, #8
 8005740:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	330b      	adds	r3, #11
 8005746:	7fba      	ldrb	r2, [r7, #30]
 8005748:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800574a:	2300      	movs	r3, #0
#endif
}
 800574c:	4618      	mov	r0, r3
 800574e:	3720      	adds	r7, #32
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	08006c04 	.word	0x08006c04
 8005758:	08006b80 	.word	0x08006b80

0800575c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	2b2f      	cmp	r3, #47	; 0x2f
 800576c:	d003      	beq.n	8005776 <follow_path+0x1a>
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b5c      	cmp	r3, #92	; 0x5c
 8005774:	d102      	bne.n	800577c <follow_path+0x20>
		path++;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	3301      	adds	r3, #1
 800577a:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	2b1f      	cmp	r3, #31
 800578a:	d80a      	bhi.n	80057a2 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 800578c:	2100      	movs	r1, #0
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f7ff fc74 	bl	800507c <dir_sdi>
 8005794:	4603      	mov	r3, r0
 8005796:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80057a0:	e045      	b.n	800582e <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80057a2:	463b      	mov	r3, r7
 80057a4:	4619      	mov	r1, r3
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7ff ff18 	bl	80055dc <create_name>
 80057ac:	4603      	mov	r3, r0
 80057ae:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d136      	bne.n	8005824 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7ff fe88 	bl	80054cc <dir_find>
 80057bc:	4603      	mov	r3, r0
 80057be:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80057c6:	7adb      	ldrb	r3, [r3, #11]
 80057c8:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80057ca:	7bfb      	ldrb	r3, [r7, #15]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d128      	bne.n	8005828 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80057d6:	7bbb      	ldrb	r3, [r7, #14]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d123      	bne.n	8005828 <follow_path+0xcc>
 80057e0:	2305      	movs	r3, #5
 80057e2:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 80057e4:	e020      	b.n	8005828 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80057e6:	7bbb      	ldrb	r3, [r7, #14]
 80057e8:	f003 0304 	and.w	r3, r3, #4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d11d      	bne.n	800582c <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80057f6:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	330b      	adds	r3, #11
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	f003 0310 	and.w	r3, r3, #16
 8005802:	2b00      	cmp	r3, #0
 8005804:	d102      	bne.n	800580c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8005806:	2305      	movs	r3, #5
 8005808:	73fb      	strb	r3, [r7, #15]
 800580a:	e010      	b.n	800582e <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005812:	68b9      	ldr	r1, [r7, #8]
 8005814:	4618      	mov	r0, r3
 8005816:	f7ff fe06 	bl	8005426 <ld_clust>
 800581a:	4602      	mov	r2, r0
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005822:	e7be      	b.n	80057a2 <follow_path+0x46>
			if (res != FR_OK) break;
 8005824:	bf00      	nop
 8005826:	e002      	b.n	800582e <follow_path+0xd2>
				break;
 8005828:	bf00      	nop
 800582a:	e000      	b.n	800582e <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800582c:	bf00      	nop
		}
	}

	return res;
 800582e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8005838:	b480      	push	{r7}
 800583a:	b087      	sub	sp, #28
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005840:	f04f 33ff 	mov.w	r3, #4294967295
 8005844:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d031      	beq.n	80058b2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	617b      	str	r3, [r7, #20]
 8005854:	e002      	b.n	800585c <get_ldnumber+0x24>
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	3301      	adds	r3, #1
 800585a:	617b      	str	r3, [r7, #20]
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b20      	cmp	r3, #32
 8005862:	d903      	bls.n	800586c <get_ldnumber+0x34>
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	2b3a      	cmp	r3, #58	; 0x3a
 800586a:	d1f4      	bne.n	8005856 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	2b3a      	cmp	r3, #58	; 0x3a
 8005872:	d11c      	bne.n	80058ae <get_ldnumber+0x76>
			tp = *path;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	1c5a      	adds	r2, r3, #1
 800587e:	60fa      	str	r2, [r7, #12]
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	3b30      	subs	r3, #48	; 0x30
 8005884:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b09      	cmp	r3, #9
 800588a:	d80e      	bhi.n	80058aa <get_ldnumber+0x72>
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	429a      	cmp	r2, r3
 8005892:	d10a      	bne.n	80058aa <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d107      	bne.n	80058aa <get_ldnumber+0x72>
					vol = (int)i;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	3301      	adds	r3, #1
 80058a2:	617b      	str	r3, [r7, #20]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	e002      	b.n	80058b4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80058ae:	2300      	movs	r3, #0
 80058b0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80058b2:	693b      	ldr	r3, [r7, #16]
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	371c      	adds	r7, #28
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr
	...

080058c0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f04f 32ff 	mov.w	r2, #4294967295
 80058d8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80058dc:	6839      	ldr	r1, [r7, #0]
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fe ffdd 	bl	800489e <move_window>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <check_fs+0x2e>
		return 3;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e04a      	b.n	8005984 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80058f4:	3301      	adds	r3, #1
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	021b      	lsls	r3, r3, #8
 80058fa:	b21a      	sxth	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8005902:	b21b      	sxth	r3, r3
 8005904:	4313      	orrs	r3, r2
 8005906:	b21b      	sxth	r3, r3
 8005908:	4a20      	ldr	r2, [pc, #128]	; (800598c <check_fs+0xcc>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d001      	beq.n	8005912 <check_fs+0x52>
		return 2;
 800590e:	2302      	movs	r3, #2
 8005910:	e038      	b.n	8005984 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	3336      	adds	r3, #54	; 0x36
 8005916:	3303      	adds	r3, #3
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	061a      	lsls	r2, r3, #24
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	3336      	adds	r3, #54	; 0x36
 8005920:	3302      	adds	r3, #2
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	041b      	lsls	r3, r3, #16
 8005926:	4313      	orrs	r3, r2
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	3236      	adds	r2, #54	; 0x36
 800592c:	3201      	adds	r2, #1
 800592e:	7812      	ldrb	r2, [r2, #0]
 8005930:	0212      	lsls	r2, r2, #8
 8005932:	4313      	orrs	r3, r2
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800593a:	4313      	orrs	r3, r2
 800593c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005940:	4a13      	ldr	r2, [pc, #76]	; (8005990 <check_fs+0xd0>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d101      	bne.n	800594a <check_fs+0x8a>
		return 0;
 8005946:	2300      	movs	r3, #0
 8005948:	e01c      	b.n	8005984 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	3352      	adds	r3, #82	; 0x52
 800594e:	3303      	adds	r3, #3
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	061a      	lsls	r2, r3, #24
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	3352      	adds	r3, #82	; 0x52
 8005958:	3302      	adds	r3, #2
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	041b      	lsls	r3, r3, #16
 800595e:	4313      	orrs	r3, r2
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	3252      	adds	r2, #82	; 0x52
 8005964:	3201      	adds	r2, #1
 8005966:	7812      	ldrb	r2, [r2, #0]
 8005968:	0212      	lsls	r2, r2, #8
 800596a:	4313      	orrs	r3, r2
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8005972:	4313      	orrs	r3, r2
 8005974:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005978:	4a05      	ldr	r2, [pc, #20]	; (8005990 <check_fs+0xd0>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d101      	bne.n	8005982 <check_fs+0xc2>
		return 0;
 800597e:	2300      	movs	r3, #0
 8005980:	e000      	b.n	8005984 <check_fs+0xc4>

	return 1;
 8005982:	2301      	movs	r3, #1
}
 8005984:	4618      	mov	r0, r3
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	ffffaa55 	.word	0xffffaa55
 8005990:	00544146 	.word	0x00544146

08005994 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b096      	sub	sp, #88	; 0x58
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	4613      	mov	r3, r2
 80059a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80059a8:	68b8      	ldr	r0, [r7, #8]
 80059aa:	f7ff ff45 	bl	8005838 <get_ldnumber>
 80059ae:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80059b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	da01      	bge.n	80059ba <find_volume+0x26>
 80059b6:	230b      	movs	r3, #11
 80059b8:	e2a8      	b.n	8005f0c <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80059ba:	4a9d      	ldr	r2, [pc, #628]	; (8005c30 <find_volume+0x29c>)
 80059bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80059c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <find_volume+0x3a>
 80059ca:	230c      	movs	r3, #12
 80059cc:	e29e      	b.n	8005f0c <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80059d2:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80059d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d01b      	beq.n	8005a16 <find_volume+0x82>
		stat = disk_status(fs->drv);
 80059de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e0:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7fe fc47 	bl	8004278 <disk_status>
 80059ea:	4603      	mov	r3, r0
 80059ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80059f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80059f4:	f003 0301 	and.w	r3, r3, #1
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10c      	bne.n	8005a16 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80059fc:	79fb      	ldrb	r3, [r7, #7]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <find_volume+0x7e>
 8005a02:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005a06:	f003 0304 	and.w	r3, r3, #4
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8005a0e:	230a      	movs	r3, #10
 8005a10:	e27c      	b.n	8005f0c <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 8005a12:	2300      	movs	r3, #0
 8005a14:	e27a      	b.n	8005f0c <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a24:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a2a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fe fc3c 	bl	80042ac <disk_initialize>
 8005a34:	4603      	mov	r3, r0
 8005a36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8005a3a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005a46:	2303      	movs	r3, #3
 8005a48:	e260      	b.n	8005f0c <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8005a4a:	79fb      	ldrb	r3, [r7, #7]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d007      	beq.n	8005a60 <find_volume+0xcc>
 8005a50:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005a54:	f003 0304 	and.w	r3, r3, #4
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8005a5c:	230a      	movs	r3, #10
 8005a5e:	e255      	b.n	8005f0c <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8005a60:	2300      	movs	r3, #0
 8005a62:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8005a64:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005a66:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005a68:	f7ff ff2a 	bl	80058c0 <check_fs>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8005a72:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d153      	bne.n	8005b22 <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	643b      	str	r3, [r7, #64]	; 0x40
 8005a7e:	e028      	b.n	8005ad2 <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8005a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a84:	011b      	lsls	r3, r3, #4
 8005a86:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8005a8a:	4413      	add	r3, r2
 8005a8c:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a90:	3304      	adds	r3, #4
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d012      	beq.n	8005abe <find_volume+0x12a>
 8005a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9a:	330b      	adds	r3, #11
 8005a9c:	781b      	ldrb	r3, [r3, #0]
 8005a9e:	061a      	lsls	r2, r3, #24
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa2:	330a      	adds	r3, #10
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	041b      	lsls	r3, r3, #16
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005aac:	3209      	adds	r2, #9
 8005aae:	7812      	ldrb	r2, [r2, #0]
 8005ab0:	0212      	lsls	r2, r2, #8
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ab6:	3208      	adds	r2, #8
 8005ab8:	7812      	ldrb	r2, [r2, #0]
 8005aba:	431a      	orrs	r2, r3
 8005abc:	e000      	b.n	8005ac0 <find_volume+0x12c>
 8005abe:	2200      	movs	r2, #0
 8005ac0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	3358      	adds	r3, #88	; 0x58
 8005ac6:	443b      	add	r3, r7
 8005ac8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8005acc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ace:	3301      	adds	r3, #1
 8005ad0:	643b      	str	r3, [r7, #64]	; 0x40
 8005ad2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d9d3      	bls.n	8005a80 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8005ad8:	2300      	movs	r3, #0
 8005ada:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8005adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d002      	beq.n	8005ae8 <find_volume+0x154>
 8005ae2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8005ae8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	3358      	adds	r3, #88	; 0x58
 8005aee:	443b      	add	r3, r7
 8005af0:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005af4:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8005af6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d005      	beq.n	8005b08 <find_volume+0x174>
 8005afc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005afe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005b00:	f7ff fede 	bl	80058c0 <check_fs>
 8005b04:	4603      	mov	r3, r0
 8005b06:	e000      	b.n	8005b0a <find_volume+0x176>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8005b0e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <find_volume+0x18e>
 8005b16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b18:	3301      	adds	r3, #1
 8005b1a:	643b      	str	r3, [r7, #64]	; 0x40
 8005b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	d9e2      	bls.n	8005ae8 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005b22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	d101      	bne.n	8005b2e <find_volume+0x19a>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e1ee      	b.n	8005f0c <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8005b2e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <find_volume+0x1a6>
 8005b36:	230d      	movs	r3, #13
 8005b38:	e1e8      	b.n	8005f0c <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3c:	7b1b      	ldrb	r3, [r3, #12]
 8005b3e:	021b      	lsls	r3, r3, #8
 8005b40:	b21a      	sxth	r2, r3
 8005b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b44:	7adb      	ldrb	r3, [r3, #11]
 8005b46:	b21b      	sxth	r3, r3
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	b21b      	sxth	r3, r3
 8005b4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b50:	d001      	beq.n	8005b56 <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 8005b52:	230d      	movs	r3, #13
 8005b54:	e1da      	b.n	8005f0c <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8005b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b58:	7ddb      	ldrb	r3, [r3, #23]
 8005b5a:	021b      	lsls	r3, r3, #8
 8005b5c:	b21a      	sxth	r2, r3
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b60:	7d9b      	ldrb	r3, [r3, #22]
 8005b62:	b21b      	sxth	r3, r3
 8005b64:	4313      	orrs	r3, r2
 8005b66:	b21b      	sxth	r3, r3
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8005b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d112      	bne.n	8005b98 <find_volume+0x204>
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005b78:	061a      	lsls	r2, r3, #24
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005b80:	041b      	lsls	r3, r3, #16
 8005b82:	4313      	orrs	r3, r2
 8005b84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b86:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8005b8a:	0212      	lsls	r2, r2, #8
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b90:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8005b94:	4313      	orrs	r3, r2
 8005b96:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8005b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b9c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8005ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba2:	7c1a      	ldrb	r2, [r3, #16]
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba6:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8005baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bac:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d006      	beq.n	8005bc2 <find_volume+0x22e>
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb6:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d001      	beq.n	8005bc2 <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 8005bbe:	230d      	movs	r3, #13
 8005bc0:	e1a4      	b.n	8005f0c <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8005bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005bc8:	461a      	mov	r2, r3
 8005bca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bcc:	fb02 f303 	mul.w	r3, r2, r3
 8005bd0:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8005bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd4:	7b5a      	ldrb	r2, [r3, #13]
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd8:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8005bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bde:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00a      	beq.n	8005bfc <find_volume+0x268>
 8005be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005bec:	461a      	mov	r2, r3
 8005bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bf0:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d001      	beq.n	8005c00 <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8005bfc:	230d      	movs	r3, #13
 8005bfe:	e185      	b.n	8005f0c <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8005c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c02:	7c9b      	ldrb	r3, [r3, #18]
 8005c04:	021b      	lsls	r3, r3, #8
 8005c06:	b21a      	sxth	r2, r3
 8005c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0a:	7c5b      	ldrb	r3, [r3, #17]
 8005c0c:	b21b      	sxth	r3, r3
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	b21b      	sxth	r3, r3
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c16:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005c20:	f003 030f 	and.w	r3, r3, #15
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d004      	beq.n	8005c34 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8005c2a:	230d      	movs	r3, #13
 8005c2c:	e16e      	b.n	8005f0c <find_volume+0x578>
 8005c2e:	bf00      	nop
 8005c30:	200011d8 	.word	0x200011d8

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8005c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c36:	7d1b      	ldrb	r3, [r3, #20]
 8005c38:	021b      	lsls	r3, r3, #8
 8005c3a:	b21a      	sxth	r2, r3
 8005c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c3e:	7cdb      	ldrb	r3, [r3, #19]
 8005c40:	b21b      	sxth	r3, r3
 8005c42:	4313      	orrs	r3, r2
 8005c44:	b21b      	sxth	r3, r3
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8005c4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d112      	bne.n	8005c76 <find_volume+0x2e2>
 8005c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c52:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005c56:	061a      	lsls	r2, r3, #24
 8005c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c5a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005c5e:	041b      	lsls	r3, r3, #16
 8005c60:	4313      	orrs	r3, r2
 8005c62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c64:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8005c68:	0212      	lsls	r2, r2, #8
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c6e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8005c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c78:	7bdb      	ldrb	r3, [r3, #15]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	b21a      	sxth	r2, r3
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c80:	7b9b      	ldrb	r3, [r3, #14]
 8005c82:	b21b      	sxth	r3, r3
 8005c84:	4313      	orrs	r3, r2
 8005c86:	b21b      	sxth	r3, r3
 8005c88:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8005c8a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d101      	bne.n	8005c94 <find_volume+0x300>
 8005c90:	230d      	movs	r3, #13
 8005c92:	e13b      	b.n	8005f0c <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8005c94:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005c96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c98:	4413      	add	r3, r2
 8005c9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c9c:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8005ca0:	0912      	lsrs	r2, r2, #4
 8005ca2:	b292      	uxth	r2, r2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005ca8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d201      	bcs.n	8005cb4 <find_volume+0x320>
 8005cb0:	230d      	movs	r3, #13
 8005cb2:	e12b      	b.n	8005f0c <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8005cb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cbc:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8005cc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cc4:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <find_volume+0x33c>
 8005ccc:	230d      	movs	r3, #13
 8005cce:	e11d      	b.n	8005f0c <find_volume+0x578>
	fmt = FS_FAT12;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd8:	f640 72f5 	movw	r2, #4085	; 0xff5
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d902      	bls.n	8005ce6 <find_volume+0x352>
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d902      	bls.n	8005cf6 <find_volume+0x362>
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8005cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf8:	1c9a      	adds	r2, r3, #2
 8005cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cfc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8005d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d02:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005d04:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8005d08:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005d0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d0c:	441a      	add	r2, r3
 8005d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d10:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8005d14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d18:	441a      	add	r2, r3
 8005d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d1c:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8005d20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d24:	2b03      	cmp	r3, #3
 8005d26:	d121      	bne.n	8005d6c <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8005d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <find_volume+0x3a2>
 8005d32:	230d      	movs	r3, #13
 8005d34:	e0ea      	b.n	8005f0c <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8005d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d38:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005d3c:	061a      	lsls	r2, r3, #24
 8005d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d40:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8005d44:	041b      	lsls	r3, r3, #16
 8005d46:	4313      	orrs	r3, r2
 8005d48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d4a:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8005d4e:	0212      	lsls	r2, r2, #8
 8005d50:	4313      	orrs	r3, r2
 8005d52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d54:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5c:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8005d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d62:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	647b      	str	r3, [r7, #68]	; 0x44
 8005d6a:	e025      	b.n	8005db8 <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <find_volume+0x3e6>
 8005d76:	230d      	movs	r3, #13
 8005d78:	e0c8      	b.n	8005f0c <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d7c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d82:	441a      	add	r2, r3
 8005d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d86:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005d8a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d104      	bne.n	8005d9c <find_volume+0x408>
 8005d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d94:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	e00c      	b.n	8005db6 <find_volume+0x422>
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d9e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005da2:	4613      	mov	r3, r2
 8005da4:	005b      	lsls	r3, r3, #1
 8005da6:	4413      	add	r3, r2
 8005da8:	085a      	lsrs	r2, r3, #1
 8005daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005db0:	f003 0301 	and.w	r3, r3, #1
 8005db4:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8005db6:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8005db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dba:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8005dbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dc0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005dc4:	0a5b      	lsrs	r3, r3, #9
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d201      	bcs.n	8005dce <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 8005dca:	230d      	movs	r3, #13
 8005dcc:	e09e      	b.n	8005f0c <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8005dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 8005dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dda:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8005de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de6:	2280      	movs	r2, #128	; 0x80
 8005de8:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8005dec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005df0:	2b03      	cmp	r3, #3
 8005df2:	d177      	bne.n	8005ee4 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8005df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005dfa:	021b      	lsls	r3, r3, #8
 8005dfc:	b21a      	sxth	r2, r3
 8005dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e00:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005e04:	b21b      	sxth	r3, r3
 8005e06:	4313      	orrs	r3, r2
 8005e08:	b21b      	sxth	r3, r3
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d16a      	bne.n	8005ee4 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 8005e0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e10:	3301      	adds	r3, #1
 8005e12:	4619      	mov	r1, r3
 8005e14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005e16:	f7fe fd42 	bl	800489e <move_window>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d161      	bne.n	8005ee4 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2a:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8005e2e:	021b      	lsls	r3, r3, #8
 8005e30:	b21a      	sxth	r2, r3
 8005e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e34:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8005e38:	b21b      	sxth	r3, r3
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	b21b      	sxth	r3, r3
 8005e3e:	4a35      	ldr	r2, [pc, #212]	; (8005f14 <find_volume+0x580>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d14f      	bne.n	8005ee4 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8005e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e46:	78db      	ldrb	r3, [r3, #3]
 8005e48:	061a      	lsls	r2, r3, #24
 8005e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e4c:	789b      	ldrb	r3, [r3, #2]
 8005e4e:	041b      	lsls	r3, r3, #16
 8005e50:	4313      	orrs	r3, r2
 8005e52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e54:	7852      	ldrb	r2, [r2, #1]
 8005e56:	0212      	lsls	r2, r2, #8
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e5c:	7812      	ldrb	r2, [r2, #0]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	4a2d      	ldr	r2, [pc, #180]	; (8005f18 <find_volume+0x584>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d13e      	bne.n	8005ee4 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8005e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e68:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8005e6c:	061a      	lsls	r2, r3, #24
 8005e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e70:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8005e74:	041b      	lsls	r3, r3, #16
 8005e76:	4313      	orrs	r3, r2
 8005e78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e7a:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8005e7e:	0212      	lsls	r2, r2, #8
 8005e80:	4313      	orrs	r3, r2
 8005e82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e84:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	4a24      	ldr	r2, [pc, #144]	; (8005f1c <find_volume+0x588>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d129      	bne.n	8005ee4 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8005e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e92:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8005e96:	061a      	lsls	r2, r3, #24
 8005e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9a:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8005e9e:	041b      	lsls	r3, r3, #16
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ea4:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8005ea8:	0212      	lsls	r2, r2, #8
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005eae:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8005eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ebc:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8005ec0:	061a      	lsls	r2, r3, #24
 8005ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec4:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8005ec8:	041b      	lsls	r3, r3, #16
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ece:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8005ed2:	0212      	lsls	r2, r2, #8
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ed8:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8005edc:	431a      	orrs	r2, r3
 8005ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005eea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8005eee:	4b0c      	ldr	r3, [pc, #48]	; (8005f20 <find_volume+0x58c>)
 8005ef0:	881b      	ldrh	r3, [r3, #0]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	4b0a      	ldr	r3, [pc, #40]	; (8005f20 <find_volume+0x58c>)
 8005ef8:	801a      	strh	r2, [r3, #0]
 8005efa:	4b09      	ldr	r3, [pc, #36]	; (8005f20 <find_volume+0x58c>)
 8005efc:	881a      	ldrh	r2, [r3, #0]
 8005efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f00:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8005f04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005f06:	f7fe fc57 	bl	80047b8 <clear_lock>
#endif

	return FR_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3758      	adds	r7, #88	; 0x58
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	ffffaa55 	.word	0xffffaa55
 8005f18:	41615252 	.word	0x41615252
 8005f1c:	61417272 	.word	0x61417272
 8005f20:	200011dc 	.word	0x200011dc

08005f24 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d022      	beq.n	8005f7c <validate+0x58>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d01d      	beq.n	8005f7c <validate+0x58>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005f46:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d016      	beq.n	8005f7c <validate+0x58>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005f54:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d10c      	bne.n	8005f7c <validate+0x58>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005f68:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fe f983 	bl	8004278 <disk_status>
 8005f72:	4603      	mov	r3, r0
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8005f7c:	2309      	movs	r3, #9
 8005f7e:	e000      	b.n	8005f82 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b088      	sub	sp, #32
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	4613      	mov	r3, r2
 8005f98:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8005f9e:	f107 0310 	add.w	r3, r7, #16
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7ff fc48 	bl	8005838 <get_ldnumber>
 8005fa8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	da01      	bge.n	8005fb4 <f_mount+0x28>
 8005fb0:	230b      	movs	r3, #11
 8005fb2:	e02d      	b.n	8006010 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005fb4:	4a18      	ldr	r2, [pc, #96]	; (8006018 <f_mount+0x8c>)
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fbc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d006      	beq.n	8005fd2 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8005fc4:	69b8      	ldr	r0, [r7, #24]
 8005fc6:	f7fe fbf7 	bl	80047b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d003      	beq.n	8005fe0 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	490d      	ldr	r1, [pc, #52]	; (8006018 <f_mount+0x8c>)
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <f_mount+0x6a>
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d001      	beq.n	8005ffa <f_mount+0x6e>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	e00a      	b.n	8006010 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8005ffa:	f107 0108 	add.w	r1, r7, #8
 8005ffe:	f107 030c 	add.w	r3, r7, #12
 8006002:	2200      	movs	r2, #0
 8006004:	4618      	mov	r0, r3
 8006006:	f7ff fcc5 	bl	8005994 <find_volume>
 800600a:	4603      	mov	r3, r0
 800600c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800600e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3720      	adds	r7, #32
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	200011d8 	.word	0x200011d8

0800601c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8006022:	af00      	add	r7, sp, #0
 8006024:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006028:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800602c:	6018      	str	r0, [r3, #0]
 800602e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006032:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8006036:	6019      	str	r1, [r3, #0]
 8006038:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800603c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006040:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8006042:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006046:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d101      	bne.n	8006054 <f_open+0x38>
 8006050:	2309      	movs	r3, #9
 8006052:	e257      	b.n	8006504 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8006054:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006058:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2200      	movs	r2, #0
 8006060:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8006064:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006068:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800606c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006070:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006074:	7812      	ldrb	r2, [r2, #0]
 8006076:	f002 021f 	and.w	r2, r2, #31
 800607a:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800607c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006080:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	f023 0301 	bic.w	r3, r3, #1
 800608a:	b2da      	uxtb	r2, r3
 800608c:	f107 0108 	add.w	r1, r7, #8
 8006090:	f107 0320 	add.w	r3, r7, #32
 8006094:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff fc7b 	bl	8005994 <find_volume>
 800609e:	4603      	mov	r3, r0
 80060a0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80060a4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f040 8229 	bne.w	8006500 <f_open+0x4e4>
		INIT_BUF(dj);
 80060ae:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80060b2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80060b6:	f107 0214 	add.w	r2, r7, #20
 80060ba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80060be:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80060c2:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	f107 0320 	add.w	r3, r7, #32
 80060cc:	4611      	mov	r1, r2
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff fb44 	bl	800575c <follow_path>
 80060d4:	4603      	mov	r3, r0
 80060d6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80060da:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80060de:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80060e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80060e6:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80060ea:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d11d      	bne.n	800612e <f_open+0x112>
			if (!dir)	/* Default directory itself */
 80060f2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d103      	bne.n	8006102 <f_open+0xe6>
				res = FR_INVALID_NAME;
 80060fa:	2306      	movs	r3, #6
 80060fc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8006100:	e015      	b.n	800612e <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006102:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006106:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	f023 0301 	bic.w	r3, r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	bf14      	ite	ne
 8006114:	2301      	movne	r3, #1
 8006116:	2300      	moveq	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	461a      	mov	r2, r3
 800611c:	f107 0320 	add.w	r3, r7, #32
 8006120:	4611      	mov	r1, r2
 8006122:	4618      	mov	r0, r3
 8006124:	f7fe f9be 	bl	80044a4 <chk_lock>
 8006128:	4603      	mov	r3, r0
 800612a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800612e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006132:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	f003 031c 	and.w	r3, r3, #28
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 80e6 	beq.w	800630e <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8006142:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8006146:	2b00      	cmp	r3, #0
 8006148:	d027      	beq.n	800619a <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800614a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800614e:	2b04      	cmp	r3, #4
 8006150:	d10e      	bne.n	8006170 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006152:	f7fe fa13 	bl	800457c <enq_lock>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d006      	beq.n	800616a <f_open+0x14e>
 800615c:	f107 0320 	add.w	r3, r7, #32
 8006160:	4618      	mov	r0, r3
 8006162:	f7ff fa02 	bl	800556a <dir_register>
 8006166:	4603      	mov	r3, r0
 8006168:	e000      	b.n	800616c <f_open+0x150>
 800616a:	2312      	movs	r3, #18
 800616c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006170:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006174:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006178:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800617c:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006180:	7812      	ldrb	r2, [r2, #0]
 8006182:	f042 0208 	orr.w	r2, r2, #8
 8006186:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8006188:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800618c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006190:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006194:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8006198:	e017      	b.n	80061ca <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800619a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800619e:	330b      	adds	r3, #11
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	f003 0311 	and.w	r3, r3, #17
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <f_open+0x196>
					res = FR_DENIED;
 80061aa:	2307      	movs	r3, #7
 80061ac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80061b0:	e00b      	b.n	80061ca <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80061b2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80061b6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	f003 0304 	and.w	r3, r3, #4
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d002      	beq.n	80061ca <f_open+0x1ae>
						res = FR_EXIST;
 80061c4:	2308      	movs	r3, #8
 80061c6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80061ca:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f040 80c1 	bne.w	8006356 <f_open+0x33a>
 80061d4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80061d8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	f003 0308 	and.w	r3, r3, #8
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 80b7 	beq.w	8006356 <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 80061e8:	f7fd fb08 	bl	80037fc <get_fattime>
 80061ec:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80061f0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80061f4:	330e      	adds	r3, #14
 80061f6:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 80061fa:	b2d2      	uxtb	r2, r2
 80061fc:	701a      	strb	r2, [r3, #0]
 80061fe:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8006202:	b29b      	uxth	r3, r3
 8006204:	0a1b      	lsrs	r3, r3, #8
 8006206:	b29a      	uxth	r2, r3
 8006208:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800620c:	330f      	adds	r3, #15
 800620e:	b2d2      	uxtb	r2, r2
 8006210:	701a      	strb	r2, [r3, #0]
 8006212:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8006216:	0c1a      	lsrs	r2, r3, #16
 8006218:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800621c:	3310      	adds	r3, #16
 800621e:	b2d2      	uxtb	r2, r2
 8006220:	701a      	strb	r2, [r3, #0]
 8006222:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8006226:	0e1a      	lsrs	r2, r3, #24
 8006228:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800622c:	3311      	adds	r3, #17
 800622e:	b2d2      	uxtb	r2, r2
 8006230:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8006232:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006236:	330b      	adds	r3, #11
 8006238:	2200      	movs	r2, #0
 800623a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800623c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006240:	331c      	adds	r3, #28
 8006242:	2200      	movs	r2, #0
 8006244:	701a      	strb	r2, [r3, #0]
 8006246:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800624a:	331d      	adds	r3, #29
 800624c:	2200      	movs	r2, #0
 800624e:	701a      	strb	r2, [r3, #0]
 8006250:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006254:	331e      	adds	r3, #30
 8006256:	2200      	movs	r2, #0
 8006258:	701a      	strb	r2, [r3, #0]
 800625a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800625e:	331f      	adds	r3, #31
 8006260:	2200      	movs	r2, #0
 8006262:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8006264:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006268:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800626c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006270:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff f8d6 	bl	8005426 <ld_clust>
 800627a:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 800627e:	2100      	movs	r1, #0
 8006280:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8006284:	f7ff f8fc 	bl	8005480 <st_clust>
				dj.fs->wflag = 1;
 8006288:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800628c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006290:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800629a:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d059      	beq.n	8006356 <f_open+0x33a>
					dw = dj.fs->winsect;
 80062a2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062a6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80062aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80062ae:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80062b2:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 80062b6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062ba:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80062be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80062c2:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7fe fdad 	bl	8004e26 <remove_chain>
 80062cc:	4603      	mov	r3, r0
 80062ce:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 80062d2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d13d      	bne.n	8006356 <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80062da:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062de:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80062e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80062e6:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80062ea:	3a01      	subs	r2, #1
 80062ec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80062f0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062f4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80062f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80062fc:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8006300:	4618      	mov	r0, r3
 8006302:	f7fe facc 	bl	800489e <move_window>
 8006306:	4603      	mov	r3, r0
 8006308:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800630c:	e023      	b.n	8006356 <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800630e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8006312:	2b00      	cmp	r3, #0
 8006314:	d11f      	bne.n	8006356 <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8006316:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800631a:	330b      	adds	r3, #11
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	f003 0310 	and.w	r3, r3, #16
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <f_open+0x312>
					res = FR_NO_FILE;
 8006326:	2304      	movs	r3, #4
 8006328:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800632c:	e013      	b.n	8006356 <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800632e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006332:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	f003 0302 	and.w	r3, r3, #2
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00a      	beq.n	8006356 <f_open+0x33a>
 8006340:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006344:	330b      	adds	r3, #11
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d002      	beq.n	8006356 <f_open+0x33a>
						res = FR_DENIED;
 8006350:	2307      	movs	r3, #7
 8006352:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8006356:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800635a:	2b00      	cmp	r3, #0
 800635c:	d153      	bne.n	8006406 <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800635e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006362:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	f003 0308 	and.w	r3, r3, #8
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00b      	beq.n	8006388 <f_open+0x36c>
				mode |= FA__WRITTEN;
 8006370:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006374:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006378:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800637c:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006380:	7812      	ldrb	r2, [r2, #0]
 8006382:	f042 0220 	orr.w	r2, r2, #32
 8006386:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8006388:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800638c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006390:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006394:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8006398:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800639c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 80063a6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80063aa:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80063b4:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80063b8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80063bc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	f023 0301 	bic.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	bf14      	ite	ne
 80063ca:	2301      	movne	r3, #1
 80063cc:	2300      	moveq	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	f107 0320 	add.w	r3, r7, #32
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f7fe f8f3 	bl	80045c4 <inc_lock>
 80063de:	4602      	mov	r2, r0
 80063e0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80063e4:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 80063ee:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80063f2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d102      	bne.n	8006406 <f_open+0x3ea>
 8006400:	2302      	movs	r3, #2
 8006402:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8006406:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800640a:	2b00      	cmp	r3, #0
 800640c:	d178      	bne.n	8006500 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 800640e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006412:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800641c:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006420:	7812      	ldrb	r2, [r2, #0]
 8006422:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8006426:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800642a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8006436:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800643a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800643e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006442:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8006446:	4618      	mov	r0, r3
 8006448:	f7fe ffed 	bl	8005426 <ld_clust>
 800644c:	4602      	mov	r2, r0
 800644e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006452:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800645c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006460:	331f      	adds	r3, #31
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	061a      	lsls	r2, r3, #24
 8006466:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800646a:	331e      	adds	r3, #30
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	041b      	lsls	r3, r3, #16
 8006470:	4313      	orrs	r3, r2
 8006472:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8006476:	321d      	adds	r2, #29
 8006478:	7812      	ldrb	r2, [r2, #0]
 800647a:	0212      	lsls	r2, r2, #8
 800647c:	4313      	orrs	r3, r2
 800647e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8006482:	321c      	adds	r2, #28
 8006484:	7812      	ldrb	r2, [r2, #0]
 8006486:	431a      	orrs	r2, r3
 8006488:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800648c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8006496:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800649a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 80064a6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064aa:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 80064b6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064ba:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 80064c6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064ca:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80064ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80064d2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064d6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 80064e0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064e4:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064ee:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80064f2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064f6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8006500:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8006504:	4618      	mov	r0, r3
 8006506:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b08a      	sub	sp, #40	; 0x28
 8006512:	af00      	add	r7, sp, #0
 8006514:	60f8      	str	r0, [r7, #12]
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	607a      	str	r2, [r7, #4]
 800651a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f7ff fcfc 	bl	8005f24 <validate>
 800652c:	4603      	mov	r3, r0
 800652e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8006530:	7dfb      	ldrb	r3, [r7, #23]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <f_write+0x2c>
 8006536:	7dfb      	ldrb	r3, [r7, #23]
 8006538:	e192      	b.n	8006860 <f_write+0x352>
	if (fp->err)							/* Check error */
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8006540:	2b00      	cmp	r3, #0
 8006542:	d003      	beq.n	800654c <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800654a:	e189      	b.n	8006860 <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006552:	f003 0302 	and.w	r3, r3, #2
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 800655a:	2307      	movs	r3, #7
 800655c:	e180      	b.n	8006860 <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	441a      	add	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800656e:	429a      	cmp	r2, r3
 8006570:	f080 8158 	bcs.w	8006824 <f_write+0x316>
 8006574:	2300      	movs	r3, #0
 8006576:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8006578:	e154      	b.n	8006824 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006584:	2b00      	cmp	r3, #0
 8006586:	f040 8114 	bne.w	80067b2 <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006590:	0a5b      	lsrs	r3, r3, #9
 8006592:	b2da      	uxtb	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800659a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800659e:	3b01      	subs	r3, #1
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	4013      	ands	r3, r2
 80065a4:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 80065a6:	7dbb      	ldrb	r3, [r7, #22]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d151      	bne.n	8006650 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d10f      	bne.n	80065d6 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80065bc:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 80065be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d121      	bne.n	8006608 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80065ca:	2100      	movs	r1, #0
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fe fc84 	bl	8004eda <create_chain>
 80065d2:	6278      	str	r0, [r7, #36]	; 0x24
 80065d4:	e018      	b.n	8006608 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d008      	beq.n	80065f2 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80065e6:	4619      	mov	r1, r3
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f7fe fd13 	bl	8005014 <clmt_clust>
 80065ee:	6278      	str	r0, [r7, #36]	; 0x24
 80065f0:	e00a      	b.n	8006608 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80065fe:	4619      	mov	r1, r3
 8006600:	4610      	mov	r0, r2
 8006602:	f7fe fc6a 	bl	8004eda <create_chain>
 8006606:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 810f 	beq.w	800682e <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8006610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006612:	2b01      	cmp	r3, #1
 8006614:	d105      	bne.n	8006622 <f_write+0x114>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2202      	movs	r2, #2
 800661a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800661e:	2302      	movs	r3, #2
 8006620:	e11e      	b.n	8006860 <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006628:	d105      	bne.n	8006636 <f_write+0x128>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006632:	2301      	movs	r3, #1
 8006634:	e114      	b.n	8006860 <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800663a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006644:	2b00      	cmp	r3, #0
 8006646:	d103      	bne.n	8006650 <f_write+0x142>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800664c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800665a:	2b00      	cmp	r3, #0
 800665c:	d01d      	beq.n	800669a <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006664:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006668:	68f9      	ldr	r1, [r7, #12]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006670:	2301      	movs	r3, #1
 8006672:	f7fd fe61 	bl	8004338 <disk_write>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d005      	beq.n	8006688 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006684:	2301      	movs	r3, #1
 8006686:	e0eb      	b.n	8006860 <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800668e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006692:	b2da      	uxtb	r2, r3
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80066a6:	4619      	mov	r1, r3
 80066a8:	4610      	mov	r0, r2
 80066aa:	f7fe f9d3 	bl	8004a54 <clust2sect>
 80066ae:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d105      	bne.n	80066c2 <f_write+0x1b4>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2202      	movs	r2, #2
 80066ba:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80066be:	2302      	movs	r3, #2
 80066c0:	e0ce      	b.n	8006860 <f_write+0x352>
			sect += csect;
 80066c2:	7dbb      	ldrb	r3, [r7, #22]
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	4413      	add	r3, r2
 80066c8:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	0a5b      	lsrs	r3, r3, #9
 80066ce:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d048      	beq.n	8006768 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80066d6:	7dba      	ldrb	r2, [r7, #22]
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	4413      	add	r3, r2
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80066e2:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d908      	bls.n	80066fc <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066f0:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80066f4:	461a      	mov	r2, r3
 80066f6:	7dbb      	ldrb	r3, [r7, #22]
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006702:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	69b9      	ldr	r1, [r7, #24]
 800670c:	f7fd fe14 	bl	8004338 <disk_write>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d005      	beq.n	8006722 <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800671e:	2301      	movs	r3, #1
 8006720:	e09e      	b.n	8006860 <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	69fa      	ldr	r2, [r7, #28]
 800672e:	429a      	cmp	r2, r3
 8006730:	d916      	bls.n	8006760 <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	025b      	lsls	r3, r3, #9
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	4413      	add	r3, r2
 8006744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006748:	4619      	mov	r1, r3
 800674a:	f7fd fe33 	bl	80043b4 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006754:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006758:	b2da      	uxtb	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	025b      	lsls	r3, r3, #9
 8006764:	623b      	str	r3, [r7, #32]
				continue;
 8006766:	e047      	b.n	80067f8 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	429a      	cmp	r2, r3
 8006772:	d01a      	beq.n	80067aa <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006780:	429a      	cmp	r2, r3
 8006782:	d212      	bcs.n	80067aa <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800678a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800678e:	68f9      	ldr	r1, [r7, #12]
 8006790:	2301      	movs	r3, #1
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	f7fd fdb0 	bl	80042f8 <disk_read>
 8006798:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800679a:	2b00      	cmp	r3, #0
 800679c:	d005      	beq.n	80067aa <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80067a6:	2301      	movs	r3, #1
 80067a8:	e05a      	b.n	8006860 <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80067b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067bc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80067c0:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80067c2:	6a3a      	ldr	r2, [r7, #32]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d901      	bls.n	80067ce <f_write+0x2c0>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80067d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	4413      	add	r3, r2
 80067dc:	6a3a      	ldr	r2, [r7, #32]
 80067de:	69b9      	ldr	r1, [r7, #24]
 80067e0:	4618      	mov	r0, r3
 80067e2:	f7fd fde7 	bl	80043b4 <mem_cpy>
		fp->flag |= FA__DIRTY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80067ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80067f8:	69ba      	ldr	r2, [r7, #24]
 80067fa:	6a3b      	ldr	r3, [r7, #32]
 80067fc:	4413      	add	r3, r2
 80067fe:	61bb      	str	r3, [r7, #24]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	441a      	add	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	6a3b      	ldr	r3, [r7, #32]
 8006816:	441a      	add	r2, r3
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	f47f aea7 	bne.w	800657a <f_write+0x6c>
 800682c:	e000      	b.n	8006830 <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800682e:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800683c:	429a      	cmp	r2, r3
 800683e:	d905      	bls.n	800684c <f_write+0x33e>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006852:	f043 0320 	orr.w	r3, r3, #32
 8006856:	b2da      	uxtb	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3728      	adds	r7, #40	; 0x28
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b086      	sub	sp, #24
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f7ff fb57 	bl	8005f24 <validate>
 8006876:	4603      	mov	r3, r0
 8006878:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800687a:	7dfb      	ldrb	r3, [r7, #23]
 800687c:	2b00      	cmp	r3, #0
 800687e:	f040 80a8 	bne.w	80069d2 <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006888:	f003 0320 	and.w	r3, r3, #32
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 80a0 	beq.w	80069d2 <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689c:	2b00      	cmp	r3, #0
 800689e:	d019      	beq.n	80068d4 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80068a6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80068aa:	6879      	ldr	r1, [r7, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80068b2:	2301      	movs	r3, #1
 80068b4:	f7fd fd40 	bl	8004338 <disk_write>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80068be:	2301      	movs	r3, #1
 80068c0:	e088      	b.n	80069d4 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80068c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068cc:	b2da      	uxtb	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80068e0:	4619      	mov	r1, r3
 80068e2:	4610      	mov	r0, r2
 80068e4:	f7fd ffdb 	bl	800489e <move_window>
 80068e8:	4603      	mov	r3, r0
 80068ea:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80068ec:	7dfb      	ldrb	r3, [r7, #23]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d16f      	bne.n	80069d2 <f_sync+0x16a>
				dir = fp->dir_ptr;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80068f8:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	330b      	adds	r3, #11
 80068fe:	781a      	ldrb	r2, [r3, #0]
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	330b      	adds	r3, #11
 8006904:	f042 0220 	orr.w	r2, r2, #32
 8006908:	b2d2      	uxtb	r2, r2
 800690a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	331c      	adds	r3, #28
 8006916:	b2d2      	uxtb	r2, r2
 8006918:	701a      	strb	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006920:	b29b      	uxth	r3, r3
 8006922:	0a1b      	lsrs	r3, r3, #8
 8006924:	b29a      	uxth	r2, r3
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	331d      	adds	r3, #29
 800692a:	b2d2      	uxtb	r2, r2
 800692c:	701a      	strb	r2, [r3, #0]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006934:	0c1a      	lsrs	r2, r3, #16
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	331e      	adds	r3, #30
 800693a:	b2d2      	uxtb	r2, r2
 800693c:	701a      	strb	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006944:	0e1a      	lsrs	r2, r3, #24
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	331f      	adds	r3, #31
 800694a:	b2d2      	uxtb	r2, r2
 800694c:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006954:	4619      	mov	r1, r3
 8006956:	6938      	ldr	r0, [r7, #16]
 8006958:	f7fe fd92 	bl	8005480 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800695c:	f7fc ff4e 	bl	80037fc <get_fattime>
 8006960:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	3316      	adds	r3, #22
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	b2d2      	uxtb	r2, r2
 800696a:	701a      	strb	r2, [r3, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	b29b      	uxth	r3, r3
 8006970:	0a1b      	lsrs	r3, r3, #8
 8006972:	b29a      	uxth	r2, r3
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	3317      	adds	r3, #23
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	701a      	strb	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	0c1a      	lsrs	r2, r3, #16
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	3318      	adds	r3, #24
 8006984:	b2d2      	uxtb	r2, r2
 8006986:	701a      	strb	r2, [r3, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	0e1a      	lsrs	r2, r3, #24
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	3319      	adds	r3, #25
 8006990:	b2d2      	uxtb	r2, r2
 8006992:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	3312      	adds	r3, #18
 8006998:	2200      	movs	r2, #0
 800699a:	701a      	strb	r2, [r3, #0]
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	3313      	adds	r3, #19
 80069a0:	2200      	movs	r2, #0
 80069a2:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80069aa:	f023 0320 	bic.w	r3, r3, #32
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7fd ff96 	bl	80048fa <sync_fs>
 80069ce:	4603      	mov	r3, r0
 80069d0:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 80069d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3718      	adds	r7, #24
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f7ff ff3f 	bl	8006868 <f_sync>
 80069ea:	4603      	mov	r3, r0
 80069ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d116      	bne.n	8006a22 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f7ff fa95 	bl	8005f24 <validate>
 80069fa:	4603      	mov	r3, r0
 80069fc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10e      	bne.n	8006a22 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f7fd fe90 	bl	8004730 <dec_lock>
 8006a10:	4603      	mov	r3, r0
 8006a12:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006a14:	7bfb      	ldrb	r3, [r7, #15]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d103      	bne.n	8006a22 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b087      	sub	sp, #28
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	4613      	mov	r3, r2
 8006a38:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8006a42:	4b1e      	ldr	r3, [pc, #120]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a44:	7a5b      	ldrb	r3, [r3, #9]
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d831      	bhi.n	8006ab0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006a4c:	4b1b      	ldr	r3, [pc, #108]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a4e:	7a5b      	ldrb	r3, [r3, #9]
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	461a      	mov	r2, r3
 8006a54:	4b19      	ldr	r3, [pc, #100]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a56:	2100      	movs	r1, #0
 8006a58:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8006a5a:	4b18      	ldr	r3, [pc, #96]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a5c:	7a5b      	ldrb	r3, [r3, #9]
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	4a16      	ldr	r2, [pc, #88]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	4413      	add	r3, r2
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8006a6a:	4b14      	ldr	r3, [pc, #80]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a6c:	7a5b      	ldrb	r3, [r3, #9]
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	461a      	mov	r2, r3
 8006a72:	4b12      	ldr	r3, [pc, #72]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a74:	4413      	add	r3, r2
 8006a76:	79fa      	ldrb	r2, [r7, #7]
 8006a78:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006a7a:	4b10      	ldr	r3, [pc, #64]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a7c:	7a5b      	ldrb	r3, [r3, #9]
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	1c5a      	adds	r2, r3, #1
 8006a82:	b2d1      	uxtb	r1, r2
 8006a84:	4a0d      	ldr	r2, [pc, #52]	; (8006abc <FATFS_LinkDriverEx+0x90>)
 8006a86:	7251      	strb	r1, [r2, #9]
 8006a88:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006a8a:	7dbb      	ldrb	r3, [r7, #22]
 8006a8c:	3330      	adds	r3, #48	; 0x30
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	3301      	adds	r3, #1
 8006a98:	223a      	movs	r2, #58	; 0x3a
 8006a9a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	3302      	adds	r3, #2
 8006aa0:	222f      	movs	r2, #47	; 0x2f
 8006aa2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	3303      	adds	r3, #3
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006aac:	2300      	movs	r3, #0
 8006aae:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8006ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	371c      	adds	r7, #28
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr
 8006abc:	200011f8 	.word	0x200011f8

08006ac0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006aca:	2200      	movs	r2, #0
 8006acc:	6839      	ldr	r1, [r7, #0]
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7ff ffac 	bl	8006a2c <FATFS_LinkDriverEx>
 8006ad4:	4603      	mov	r3, r0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <memset>:
 8006ade:	4603      	mov	r3, r0
 8006ae0:	4402      	add	r2, r0
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d100      	bne.n	8006ae8 <memset+0xa>
 8006ae6:	4770      	bx	lr
 8006ae8:	f803 1b01 	strb.w	r1, [r3], #1
 8006aec:	e7f9      	b.n	8006ae2 <memset+0x4>
	...

08006af0 <__libc_init_array>:
 8006af0:	b570      	push	{r4, r5, r6, lr}
 8006af2:	2600      	movs	r6, #0
 8006af4:	4d0c      	ldr	r5, [pc, #48]	; (8006b28 <__libc_init_array+0x38>)
 8006af6:	4c0d      	ldr	r4, [pc, #52]	; (8006b2c <__libc_init_array+0x3c>)
 8006af8:	1b64      	subs	r4, r4, r5
 8006afa:	10a4      	asrs	r4, r4, #2
 8006afc:	42a6      	cmp	r6, r4
 8006afe:	d109      	bne.n	8006b14 <__libc_init_array+0x24>
 8006b00:	f000 f828 	bl	8006b54 <_init>
 8006b04:	2600      	movs	r6, #0
 8006b06:	4d0a      	ldr	r5, [pc, #40]	; (8006b30 <__libc_init_array+0x40>)
 8006b08:	4c0a      	ldr	r4, [pc, #40]	; (8006b34 <__libc_init_array+0x44>)
 8006b0a:	1b64      	subs	r4, r4, r5
 8006b0c:	10a4      	asrs	r4, r4, #2
 8006b0e:	42a6      	cmp	r6, r4
 8006b10:	d105      	bne.n	8006b1e <__libc_init_array+0x2e>
 8006b12:	bd70      	pop	{r4, r5, r6, pc}
 8006b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b18:	4798      	blx	r3
 8006b1a:	3601      	adds	r6, #1
 8006b1c:	e7ee      	b.n	8006afc <__libc_init_array+0xc>
 8006b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b22:	4798      	blx	r3
 8006b24:	3601      	adds	r6, #1
 8006b26:	e7f2      	b.n	8006b0e <__libc_init_array+0x1e>
 8006b28:	08006c84 	.word	0x08006c84
 8006b2c:	08006c84 	.word	0x08006c84
 8006b30:	08006c84 	.word	0x08006c84
 8006b34:	08006c88 	.word	0x08006c88

08006b38 <memcpy>:
 8006b38:	440a      	add	r2, r1
 8006b3a:	4291      	cmp	r1, r2
 8006b3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b40:	d100      	bne.n	8006b44 <memcpy+0xc>
 8006b42:	4770      	bx	lr
 8006b44:	b510      	push	{r4, lr}
 8006b46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b4a:	4291      	cmp	r1, r2
 8006b4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b50:	d1f9      	bne.n	8006b46 <memcpy+0xe>
 8006b52:	bd10      	pop	{r4, pc}

08006b54 <_init>:
 8006b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b56:	bf00      	nop
 8006b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b5a:	bc08      	pop	{r3}
 8006b5c:	469e      	mov	lr, r3
 8006b5e:	4770      	bx	lr

08006b60 <_fini>:
 8006b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b62:	bf00      	nop
 8006b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b66:	bc08      	pop	{r3}
 8006b68:	469e      	mov	lr, r3
 8006b6a:	4770      	bx	lr
