Loading plugins phase: Elapsed time ==> 0s.124ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -d CY8C5868AXI-LP035 -s D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.591ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Super-Eagle.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 Super-Eagle.v -verilog
======================================================================

======================================================================
Compiling:  Super-Eagle.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 Super-Eagle.v -verilog
======================================================================

======================================================================
Compiling:  Super-Eagle.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 -verilog Super-Eagle.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Feb 28 08:09:34 2015


======================================================================
Compiling:  Super-Eagle.v
Program  :   vpp
Options  :    -yv2 -q10 Super-Eagle.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Feb 28 08:09:34 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Super-Eagle.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Super-Eagle.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 -verilog Super-Eagle.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Feb 28 08:09:35 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Super-Eagle.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 -verilog Super-Eagle.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Feb 28 08:09:36 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_228
	\CAN:Net_30\
	\FSM_Timer:Net_260\
	Net_291
	\FSM_Timer:Net_53\
	\FSM_Timer:TimerUDB:ctrl_ten\
	\FSM_Timer:TimerUDB:ctrl_cmode_0\
	\FSM_Timer:TimerUDB:ctrl_tmode_1\
	\FSM_Timer:TimerUDB:ctrl_tmode_0\
	\FSM_Timer:TimerUDB:ctrl_ic_1\
	\FSM_Timer:TimerUDB:ctrl_ic_0\
	Net_290
	\FSM_Timer:TimerUDB:zeros_3\
	\FSM_Timer:Net_102\
	\FSM_Timer:Net_266\
	\LCD_Timer:Net_260\
	Net_520
	\LCD_Timer:Net_53\
	\LCD_Timer:TimerUDB:ctrl_ten\
	\LCD_Timer:TimerUDB:ctrl_cmode_0\
	\LCD_Timer:TimerUDB:ctrl_tmode_1\
	\LCD_Timer:TimerUDB:ctrl_tmode_0\
	\LCD_Timer:TimerUDB:ctrl_ic_1\
	\LCD_Timer:TimerUDB:ctrl_ic_0\
	Net_519
	\LCD_Timer:TimerUDB:zeros_3\
	\LCD_Timer:Net_102\
	\LCD_Timer:Net_266\
	\Fake_Timer:Net_260\
	Net_544
	\Fake_Timer:Net_53\
	\Fake_Timer:TimerUDB:ctrl_ten\
	\Fake_Timer:TimerUDB:ctrl_cmode_0\
	\Fake_Timer:TimerUDB:ctrl_tmode_1\
	\Fake_Timer:TimerUDB:ctrl_tmode_0\
	\Fake_Timer:TimerUDB:ctrl_ic_1\
	\Fake_Timer:TimerUDB:ctrl_ic_0\
	Net_543
	\Fake_Timer:TimerUDB:zeros_3\
	\Fake_Timer:Net_102\
	\Fake_Timer:Net_266\


Deleted 41 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Tx_1_net_0
Aliasing \FSM_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \FSM_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \FSM_Timer:TimerUDB:status_6\ to zero
Aliasing \FSM_Timer:TimerUDB:status_5\ to zero
Aliasing \FSM_Timer:TimerUDB:status_4\ to zero
Aliasing \FSM_Timer:TimerUDB:status_0\ to \FSM_Timer:TimerUDB:tc_i\
Aliasing Net_8 to zero
Aliasing tmpOE__button_sw1_net_0 to tmpOE__Tx_1_net_0
Aliasing \Button_Status:status_2\ to zero
Aliasing \Button_Status:status_3\ to zero
Aliasing \Button_Status:status_4\ to zero
Aliasing \Button_Status:status_5\ to zero
Aliasing \Button_Status:status_6\ to zero
Aliasing \Button_Status:status_7\ to zero
Aliasing tmpOE__button_sw2_net_0 to tmpOE__Tx_1_net_0
Aliasing Net_12 to zero
Aliasing \LCD_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \LCD_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \LCD_Timer:TimerUDB:status_6\ to zero
Aliasing \LCD_Timer:TimerUDB:status_5\ to zero
Aliasing \LCD_Timer:TimerUDB:status_4\ to zero
Aliasing \LCD_Timer:TimerUDB:status_0\ to \LCD_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Throttle_neg_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Throttle_pos_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Brake_neg_net_0 to tmpOE__Tx_1_net_0
Aliasing \Brake_ADC:vp_ctl_0\ to zero
Aliasing \Brake_ADC:vp_ctl_2\ to zero
Aliasing \Brake_ADC:vn_ctl_1\ to zero
Aliasing \Brake_ADC:vn_ctl_3\ to zero
Aliasing \Brake_ADC:vp_ctl_1\ to zero
Aliasing \Brake_ADC:vp_ctl_3\ to zero
Aliasing \Brake_ADC:vn_ctl_0\ to zero
Aliasing \Brake_ADC:vn_ctl_2\ to zero
Aliasing \Brake_ADC:soc\ to zero
Aliasing tmpOE__Brake_pos_net_0 to tmpOE__Tx_1_net_0
Aliasing Net_244 to zero
Aliasing \Fake_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Fake_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \Fake_Timer:TimerUDB:status_6\ to zero
Aliasing \Fake_Timer:TimerUDB:status_5\ to zero
Aliasing \Fake_Timer:TimerUDB:status_4\ to zero
Aliasing \Fake_Timer:TimerUDB:status_0\ to \Fake_Timer:TimerUDB:tc_i\
Aliasing \Throttle_ADC:vp_ctl_0\ to zero
Aliasing \Throttle_ADC:vp_ctl_2\ to zero
Aliasing \Throttle_ADC:vn_ctl_1\ to zero
Aliasing \Throttle_ADC:vn_ctl_3\ to zero
Aliasing \Throttle_ADC:vp_ctl_1\ to zero
Aliasing \Throttle_ADC:vp_ctl_3\ to zero
Aliasing \Throttle_ADC:vn_ctl_0\ to zero
Aliasing \Throttle_ADC:vn_ctl_2\ to zero
Aliasing \Throttle_ADC:soc\ to zero
Aliasing \FSM_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \FSM_Timer:TimerUDB:hwEnable_reg\\D\ to \FSM_Timer:TimerUDB:run_mode\
Aliasing \FSM_Timer:TimerUDB:capture_out_reg_i\\D\ to \FSM_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \LCD_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \LCD_Timer:TimerUDB:hwEnable_reg\\D\ to \LCD_Timer:TimerUDB:run_mode\
Aliasing \LCD_Timer:TimerUDB:capture_out_reg_i\\D\ to \LCD_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Fake_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Fake_Timer:TimerUDB:hwEnable_reg\\D\ to \Fake_Timer:TimerUDB:run_mode\
Aliasing \Fake_Timer:TimerUDB:capture_out_reg_i\\D\ to \Fake_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[7] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[10] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[24] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[25] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[26] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[27] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[28] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[29] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[30] = tmpOE__Tx_1_net_0[1]
Removing Rhs of wire Net_172[48] = \FSM_Timer:Net_55\[49]
Removing Lhs of wire \FSM_Timer:TimerUDB:ctrl_enable\[66] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \FSM_Timer:TimerUDB:ctrl_cmode_1\[68] = zero[6]
Removing Rhs of wire \FSM_Timer:TimerUDB:timer_enable\[77] = \FSM_Timer:TimerUDB:runmode_enable\[89]
Removing Rhs of wire \FSM_Timer:TimerUDB:run_mode\[78] = \FSM_Timer:TimerUDB:hwEnable\[79]
Removing Lhs of wire \FSM_Timer:TimerUDB:run_mode\[78] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \FSM_Timer:TimerUDB:trigger_enable\[81] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \FSM_Timer:TimerUDB:tc_i\[83] = \FSM_Timer:TimerUDB:status_tc\[80]
Removing Lhs of wire \FSM_Timer:TimerUDB:capt_fifo_load_int\[88] = \FSM_Timer:TimerUDB:capt_fifo_load\[76]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_6\[91] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_5\[92] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_4\[93] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_0\[94] = \FSM_Timer:TimerUDB:status_tc\[80]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_1\[95] = \FSM_Timer:TimerUDB:capt_fifo_load\[76]
Removing Rhs of wire \FSM_Timer:TimerUDB:status_2\[96] = \FSM_Timer:TimerUDB:fifo_full\[97]
Removing Rhs of wire \FSM_Timer:TimerUDB:status_3\[98] = \FSM_Timer:TimerUDB:fifo_nempty\[99]
Removing Lhs of wire Net_8[101] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:cs_addr_2\[102] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:cs_addr_1\[103] = \FSM_Timer:TimerUDB:trig_reg\[90]
Removing Lhs of wire \FSM_Timer:TimerUDB:cs_addr_0\[104] = \FSM_Timer:TimerUDB:per_zero\[82]
Removing Lhs of wire tmpOE__button_sw1_net_0[236] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \Button_Status:status_0\[241] = Net_138[242]
Removing Lhs of wire \Button_Status:status_1\[243] = Net_137[240]
Removing Lhs of wire \Button_Status:status_2\[244] = zero[6]
Removing Lhs of wire \Button_Status:status_3\[245] = zero[6]
Removing Lhs of wire \Button_Status:status_4\[246] = zero[6]
Removing Lhs of wire \Button_Status:status_5\[247] = zero[6]
Removing Lhs of wire \Button_Status:status_6\[248] = zero[6]
Removing Lhs of wire \Button_Status:status_7\[249] = zero[6]
Removing Lhs of wire tmpOE__button_sw2_net_0[255] = tmpOE__Tx_1_net_0[1]
Removing Rhs of wire Net_86[262] = \LCD_Timer:Net_55\[265]
Removing Lhs of wire Net_12[263] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:ctrl_enable\[281] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \LCD_Timer:TimerUDB:ctrl_cmode_1\[283] = zero[6]
Removing Rhs of wire \LCD_Timer:TimerUDB:timer_enable\[292] = \LCD_Timer:TimerUDB:runmode_enable\[304]
Removing Rhs of wire \LCD_Timer:TimerUDB:run_mode\[293] = \LCD_Timer:TimerUDB:hwEnable\[294]
Removing Lhs of wire \LCD_Timer:TimerUDB:run_mode\[293] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \LCD_Timer:TimerUDB:trigger_enable\[296] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD_Timer:TimerUDB:tc_i\[298] = \LCD_Timer:TimerUDB:status_tc\[295]
Removing Lhs of wire \LCD_Timer:TimerUDB:capt_fifo_load_int\[303] = \LCD_Timer:TimerUDB:capt_fifo_load\[291]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_6\[306] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_5\[307] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_4\[308] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_0\[309] = \LCD_Timer:TimerUDB:status_tc\[295]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_1\[310] = \LCD_Timer:TimerUDB:capt_fifo_load\[291]
Removing Rhs of wire \LCD_Timer:TimerUDB:status_2\[311] = \LCD_Timer:TimerUDB:fifo_full\[312]
Removing Rhs of wire \LCD_Timer:TimerUDB:status_3\[313] = \LCD_Timer:TimerUDB:fifo_nempty\[314]
Removing Lhs of wire \LCD_Timer:TimerUDB:cs_addr_2\[316] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:cs_addr_1\[317] = \LCD_Timer:TimerUDB:trig_reg\[305]
Removing Lhs of wire \LCD_Timer:TimerUDB:cs_addr_0\[318] = \LCD_Timer:TimerUDB:per_zero\[297]
Removing Lhs of wire tmpOE__Throttle_neg_net_0[449] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Throttle_pos_net_0[456] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Brake_neg_net_0[463] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \Brake_ADC:vp_ctl_0\[474] = zero[6]
Removing Lhs of wire \Brake_ADC:vp_ctl_2\[475] = zero[6]
Removing Lhs of wire \Brake_ADC:vn_ctl_1\[476] = zero[6]
Removing Lhs of wire \Brake_ADC:vn_ctl_3\[477] = zero[6]
Removing Lhs of wire \Brake_ADC:vp_ctl_1\[478] = zero[6]
Removing Lhs of wire \Brake_ADC:vp_ctl_3\[479] = zero[6]
Removing Lhs of wire \Brake_ADC:vn_ctl_0\[480] = zero[6]
Removing Lhs of wire \Brake_ADC:vn_ctl_2\[481] = zero[6]
Removing Lhs of wire \Brake_ADC:Net_188\[484] = \Brake_ADC:Net_221\[483]
Removing Lhs of wire \Brake_ADC:soc\[490] = zero[6]
Removing Lhs of wire tmpOE__Brake_pos_net_0[516] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire Net_244[521] = zero[6]
Removing Rhs of wire Net_274[525] = \Fake_Timer:Net_55\[526]
Removing Lhs of wire \Fake_Timer:TimerUDB:ctrl_enable\[542] = \Fake_Timer:TimerUDB:control_7\[534]
Removing Lhs of wire \Fake_Timer:TimerUDB:ctrl_cmode_1\[544] = zero[6]
Removing Rhs of wire \Fake_Timer:TimerUDB:timer_enable\[553] = \Fake_Timer:TimerUDB:runmode_enable\[565]
Removing Rhs of wire \Fake_Timer:TimerUDB:run_mode\[554] = \Fake_Timer:TimerUDB:hwEnable\[555]
Removing Lhs of wire \Fake_Timer:TimerUDB:run_mode\[554] = \Fake_Timer:TimerUDB:control_7\[534]
Removing Lhs of wire \Fake_Timer:TimerUDB:trigger_enable\[557] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \Fake_Timer:TimerUDB:tc_i\[559] = \Fake_Timer:TimerUDB:status_tc\[556]
Removing Lhs of wire \Fake_Timer:TimerUDB:capt_fifo_load_int\[564] = \Fake_Timer:TimerUDB:capt_fifo_load\[552]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_6\[567] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_5\[568] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_4\[569] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_0\[570] = \Fake_Timer:TimerUDB:status_tc\[556]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_1\[571] = \Fake_Timer:TimerUDB:capt_fifo_load\[552]
Removing Rhs of wire \Fake_Timer:TimerUDB:status_2\[572] = \Fake_Timer:TimerUDB:fifo_full\[573]
Removing Rhs of wire \Fake_Timer:TimerUDB:status_3\[574] = \Fake_Timer:TimerUDB:fifo_nempty\[575]
Removing Lhs of wire \Fake_Timer:TimerUDB:cs_addr_2\[577] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:cs_addr_1\[578] = \Fake_Timer:TimerUDB:trig_reg\[566]
Removing Lhs of wire \Fake_Timer:TimerUDB:cs_addr_0\[579] = \Fake_Timer:TimerUDB:per_zero\[558]
Removing Lhs of wire \Throttle_ADC:vp_ctl_0\[715] = zero[6]
Removing Lhs of wire \Throttle_ADC:vp_ctl_2\[716] = zero[6]
Removing Lhs of wire \Throttle_ADC:vn_ctl_1\[717] = zero[6]
Removing Lhs of wire \Throttle_ADC:vn_ctl_3\[718] = zero[6]
Removing Lhs of wire \Throttle_ADC:vp_ctl_1\[719] = zero[6]
Removing Lhs of wire \Throttle_ADC:vp_ctl_3\[720] = zero[6]
Removing Lhs of wire \Throttle_ADC:vn_ctl_0\[721] = zero[6]
Removing Lhs of wire \Throttle_ADC:vn_ctl_2\[722] = zero[6]
Removing Lhs of wire \Throttle_ADC:Net_188\[725] = \Throttle_ADC:Net_221\[724]
Removing Lhs of wire \Throttle_ADC:soc\[730] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:capture_last\\D\[755] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:tc_reg_i\\D\[756] = \FSM_Timer:TimerUDB:status_tc\[80]
Removing Lhs of wire \FSM_Timer:TimerUDB:hwEnable_reg\\D\[757] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \FSM_Timer:TimerUDB:capture_out_reg_i\\D\[758] = \FSM_Timer:TimerUDB:capt_fifo_load\[76]
Removing Lhs of wire \LCD_Timer:TimerUDB:capture_last\\D\[759] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:tc_reg_i\\D\[760] = \LCD_Timer:TimerUDB:status_tc\[295]
Removing Lhs of wire \LCD_Timer:TimerUDB:hwEnable_reg\\D\[761] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \LCD_Timer:TimerUDB:capture_out_reg_i\\D\[762] = \LCD_Timer:TimerUDB:capt_fifo_load\[291]
Removing Lhs of wire \Fake_Timer:TimerUDB:capture_last\\D\[763] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:tc_reg_i\\D\[764] = \Fake_Timer:TimerUDB:status_tc\[556]
Removing Lhs of wire \Fake_Timer:TimerUDB:hwEnable_reg\\D\[765] = \Fake_Timer:TimerUDB:control_7\[534]
Removing Lhs of wire \Fake_Timer:TimerUDB:capture_out_reg_i\\D\[766] = \Fake_Timer:TimerUDB:capt_fifo_load\[552]

------------------------------------------------------
Aliased 0 equations, 115 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_1_net_0' (cost = 0):
tmpOE__Tx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\FSM_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\FSM_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\FSM_Timer:TimerUDB:timer_enable\' (cost = 0):
\FSM_Timer:TimerUDB:timer_enable\ <= (\FSM_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\LCD_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\LCD_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_Timer:TimerUDB:timer_enable\' (cost = 0):
\LCD_Timer:TimerUDB:timer_enable\ <= (\LCD_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Fake_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Fake_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Fake_Timer:TimerUDB:timer_enable\' (cost = 0):
\Fake_Timer:TimerUDB:timer_enable\ <= (\Fake_Timer:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FSM_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \LCD_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Fake_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \FSM_Timer:TimerUDB:capt_fifo_load\[76] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:trig_reg\[90] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \LCD_Timer:TimerUDB:capt_fifo_load\[291] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:trig_reg\[305] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \Fake_Timer:TimerUDB:capt_fifo_load\[552] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:trig_reg\[566] = \Fake_Timer:TimerUDB:control_7\[534]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 Super-Eagle.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.747ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Saturday, 28 February 2015 08:09:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -d CY8C5868AXI-LP035 Super-Eagle.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \FSM_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \FSM_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Fake_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Fake_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LCD_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \LCD_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock CAN_Clock to clock BUS_CLK because it is a pass-through
Assigning clock clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'Throttle_ADC_theACLK'. Fanout=2, Signal=\Throttle_ADC:Net_221\
    Analog  Clock 1: Automatic-assigning  clock 'Brake_ADC_theACLK'. Fanout=2, Signal=\Brake_ADC:Net_221\
    Digital Clock 0: Automatic-assigning  clock 'Status_Clock'. Fanout=1, Signal=Net_135
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \FSM_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \FSM_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Fake_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Fake_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LCD_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LCD_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Brake_neg(0), Brake_pos(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Brake_neg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Brake_neg(0)__PA ,
            analog_term => \Brake_ADC:Net_126\ ,
            pad => Brake_neg(0)_PAD );

    Pin : Name = Brake_pos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Brake_pos(0)__PA ,
            analog_term => Net_201 ,
            pad => Brake_pos(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_208 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Throttle_neg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Throttle_neg(0)__PA ,
            analog_term => \Throttle_ADC:Net_126\ ,
            pad => Throttle_neg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Throttle_pos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Throttle_pos(0)__PA ,
            analog_term => Net_194 ,
            pad => Throttle_pos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_209 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = button_sw1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => button_sw1(0)__PA ,
            pad => button_sw1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = button_sw2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => button_sw2(0)__PA ,
            pad => button_sw2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\FSM_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FSM_Timer:TimerUDB:control_7\ * \FSM_Timer:TimerUDB:per_zero\
        );
        Output = \FSM_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Fake_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Fake_Timer:TimerUDB:control_7\ * 
              \Fake_Timer:TimerUDB:per_zero\
        );
        Output = \Fake_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\LCD_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Timer:TimerUDB:control_7\ * \LCD_Timer:TimerUDB:per_zero\
        );
        Output = \LCD_Timer:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
            chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
            chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
            z0_comb => \FSM_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \FSM_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \FSM_Timer:TimerUDB:status_2\ ,
            chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
            chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
            chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Fake_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Fake_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Fake_Timer:TimerUDB:status_2\ ,
            chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
            chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
            chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
            z0_comb => \LCD_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \LCD_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \LCD_Timer:TimerUDB:status_2\ ,
            chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Button_Status:sts:sts_reg\
        PORT MAP (
            clock => Net_135 ,
            status_1 => Net_137 ,
            status_0 => Net_138 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FSM_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \FSM_Timer:TimerUDB:status_3\ ,
            status_2 => \FSM_Timer:TimerUDB:status_2\ ,
            status_0 => \FSM_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_172 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Fake_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Fake_Timer:TimerUDB:status_3\ ,
            status_2 => \Fake_Timer:TimerUDB:status_2\ ,
            status_0 => \Fake_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_274 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \LCD_Timer:TimerUDB:status_3\ ,
            status_2 => \LCD_Timer:TimerUDB:status_2\ ,
            status_0 => \LCD_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_86 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FSM_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \FSM_Timer:TimerUDB:control_7\ ,
            control_6 => \FSM_Timer:TimerUDB:control_6\ ,
            control_5 => \FSM_Timer:TimerUDB:control_5\ ,
            control_4 => \FSM_Timer:TimerUDB:control_4\ ,
            control_3 => \FSM_Timer:TimerUDB:control_3\ ,
            control_2 => \FSM_Timer:TimerUDB:control_2\ ,
            control_1 => \FSM_Timer:TimerUDB:control_1\ ,
            control_0 => \FSM_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Fake_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Fake_Timer:TimerUDB:control_7\ ,
            control_6 => \Fake_Timer:TimerUDB:control_6\ ,
            control_5 => \Fake_Timer:TimerUDB:control_5\ ,
            control_4 => \Fake_Timer:TimerUDB:control_4\ ,
            control_3 => \Fake_Timer:TimerUDB:control_3\ ,
            control_2 => \Fake_Timer:TimerUDB:control_2\ ,
            control_1 => \Fake_Timer:TimerUDB:control_1\ ,
            control_0 => \Fake_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LCD_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \LCD_Timer:TimerUDB:control_7\ ,
            control_6 => \LCD_Timer:TimerUDB:control_6\ ,
            control_5 => \LCD_Timer:TimerUDB:control_5\ ,
            control_4 => \LCD_Timer:TimerUDB:control_4\ ,
            control_3 => \LCD_Timer:TimerUDB:control_3\ ,
            control_2 => \LCD_Timer:TimerUDB:control_2\ ,
            control_1 => \LCD_Timer:TimerUDB:control_1\ ,
            control_0 => \LCD_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =FSM_ISR
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Fake_ISR
        PORT MAP (
            interrupt => Net_274 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =LCD_ISR
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\Brake_ADC:IRQ\
        PORT MAP (
            interrupt => Net_351 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_227 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Throttle_ADC:IRQ\
        PORT MAP (
            interrupt => Net_335 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_sw1
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_sw2
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    2 :    2 :    4 :  50.00%
Pins                          :   18 :   54 :   72 :  25.00%
UDB Macrocells                :    3 :  189 :  192 :   1.56%
UDB Unique Pterms             :    3 :  381 :  384 :   0.78%
UDB Total Pterms              :    3 :      :      : 
UDB Datapath Cells            :    9 :   15 :   24 :  37.50%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
             Status Registers :    1 
            StatusI Registers :    3 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    1 :    0 :    1 : 100.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.483ms
Tech mapping phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : Rx_1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Throttle_neg(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Throttle_pos(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : button_sw1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : button_sw2(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Brake_neg(0)
IO_6@[IOP=(3)][IoId=(6)] : Brake_pos(0)
SAR[1]@[FFB(SAR,1)] : \Brake_ADC:ADC_SAR\
Vref[12]@[FFB(Vref,12)] : \Brake_ADC:vRef_Vdda\
SAR[0]@[FFB(SAR,0)] : \Throttle_ADC:ADC_SAR\
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : Rx_1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Throttle_neg(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Throttle_pos(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_1@[IOP=(6)][IoId=(1)] : button_sw1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : button_sw2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Brake_neg(0)
IO_5@[IOP=(4)][IoId=(5)] : Brake_pos(0)
SAR[0]@[FFB(SAR,0)] : \Brake_ADC:ADC_SAR\
Vref[12]@[FFB(Vref,12)] : \Brake_ADC:vRef_Vdda\
SAR[1]@[FFB(SAR,1)] : \Throttle_ADC:ADC_SAR\

Analog Placement phase: Elapsed time ==> 1s.731ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \Brake_ADC:Net_126\ {
    sar_0_vminus
    agl4_x_sar_0_vminus
    agl4
    agl4_x_p4_0
    p4_0
  }
  Net: Net_201 {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p4_3
    p4_3
  }
  Net: \Throttle_ADC:Net_126\ {
    sar_1_vminus
    agr0_x_sar_1_vminus
    agr0
    agr0_x_p5_0
    p5_0
  }
  Net: Net_194 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agr1_x_p5_1
    p5_1
  }
  Net: \Brake_ADC:Net_215\ {
  }
  Net: \Brake_ADC:Net_248\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda
    common_sar_vref_vdda_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \Brake_ADC:Net_257\ {
  }
  Net: \Throttle_ADC:Net_215\ {
  }
  Net: \Throttle_ADC:Net_257\ {
  }
}
Map of item to net {
  sar_0_vminus                                     -> \Brake_ADC:Net_126\
  agl4_x_sar_0_vminus                              -> \Brake_ADC:Net_126\
  agl4                                             -> \Brake_ADC:Net_126\
  agl4_x_p4_0                                      -> \Brake_ADC:Net_126\
  p4_0                                             -> \Brake_ADC:Net_126\
  sar_0_vplus                                      -> Net_201
  agl7_x_sar_0_vplus                               -> Net_201
  agl7                                             -> Net_201
  agl7_x_p4_3                                      -> Net_201
  p4_3                                             -> Net_201
  sar_1_vminus                                     -> \Throttle_ADC:Net_126\
  agr0_x_sar_1_vminus                              -> \Throttle_ADC:Net_126\
  agr0                                             -> \Throttle_ADC:Net_126\
  agr0_x_p5_0                                      -> \Throttle_ADC:Net_126\
  p5_0                                             -> \Throttle_ADC:Net_126\
  sar_1_vplus                                      -> Net_194
  agr1_x_sar_1_vplus                               -> Net_194
  agr1                                             -> Net_194
  agr1_x_p5_1                                      -> Net_194
  p5_1                                             -> Net_194
  sar_1_vref                                       -> \Brake_ADC:Net_248\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \Brake_ADC:Net_248\
  sar_1_vref_vdda_vdda_2                           -> \Brake_ADC:Net_248\
  common_sar_vref_vdda_x_sar_1_vref_vdda_vdda_2    -> \Brake_ADC:Net_248\
  common_sar_vref_vdda                             -> \Brake_ADC:Net_248\
  common_sar_vref_vdda_x_sar_0_vref_vdda_vdda_2    -> \Brake_ADC:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \Brake_ADC:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \Brake_ADC:Net_248\
  sar_0_vref                                       -> \Brake_ADC:Net_248\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.327ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 321, final cost is 321 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       0.67 :       0.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Timer:TimerUDB:control_7\ * \LCD_Timer:TimerUDB:per_zero\
        );
        Output = \LCD_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
        z0_comb => \LCD_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \LCD_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \LCD_Timer:TimerUDB:status_2\ ,
        chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\LCD_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \LCD_Timer:TimerUDB:status_3\ ,
        status_2 => \LCD_Timer:TimerUDB:status_2\ ,
        status_0 => \LCD_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_86 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
        chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
        chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\LCD_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \LCD_Timer:TimerUDB:control_7\ ,
        control_6 => \LCD_Timer:TimerUDB:control_6\ ,
        control_5 => \LCD_Timer:TimerUDB:control_5\ ,
        control_4 => \LCD_Timer:TimerUDB:control_4\ ,
        control_3 => \LCD_Timer:TimerUDB:control_3\ ,
        control_2 => \LCD_Timer:TimerUDB:control_2\ ,
        control_1 => \LCD_Timer:TimerUDB:control_1\ ,
        control_0 => \LCD_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
        chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

statuscell: Name =\Button_Status:sts:sts_reg\
    PORT MAP (
        clock => Net_135 ,
        status_1 => Net_137 ,
        status_0 => Net_138 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
        chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Fake_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Fake_Timer:TimerUDB:control_7\ ,
        control_6 => \Fake_Timer:TimerUDB:control_6\ ,
        control_5 => \Fake_Timer:TimerUDB:control_5\ ,
        control_4 => \Fake_Timer:TimerUDB:control_4\ ,
        control_3 => \Fake_Timer:TimerUDB:control_3\ ,
        control_2 => \Fake_Timer:TimerUDB:control_2\ ,
        control_1 => \Fake_Timer:TimerUDB:control_1\ ,
        control_0 => \Fake_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
        chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\FSM_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \FSM_Timer:TimerUDB:control_7\ ,
        control_6 => \FSM_Timer:TimerUDB:control_6\ ,
        control_5 => \FSM_Timer:TimerUDB:control_5\ ,
        control_4 => \FSM_Timer:TimerUDB:control_4\ ,
        control_3 => \FSM_Timer:TimerUDB:control_3\ ,
        control_2 => \FSM_Timer:TimerUDB:control_2\ ,
        control_1 => \FSM_Timer:TimerUDB:control_1\ ,
        control_0 => \FSM_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FSM_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FSM_Timer:TimerUDB:control_7\ * \FSM_Timer:TimerUDB:per_zero\
        );
        Output = \FSM_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
        z0_comb => \FSM_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \FSM_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \FSM_Timer:TimerUDB:status_2\ ,
        chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\FSM_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \FSM_Timer:TimerUDB:status_3\ ,
        status_2 => \FSM_Timer:TimerUDB:status_2\ ,
        status_0 => \FSM_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_172 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Fake_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Fake_Timer:TimerUDB:control_7\ * 
              \Fake_Timer:TimerUDB:per_zero\
        );
        Output = \Fake_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Fake_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Fake_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Fake_Timer:TimerUDB:status_2\ ,
        chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Fake_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Fake_Timer:TimerUDB:status_3\ ,
        status_2 => \Fake_Timer:TimerUDB:status_2\ ,
        status_0 => \Fake_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_274 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
        chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =FSM_ISR
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =Fake_ISR
        PORT MAP (
            interrupt => Net_274 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =LCD_ISR
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\Brake_ADC:IRQ\
        PORT MAP (
            interrupt => Net_351 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\Throttle_ADC:IRQ\
        PORT MAP (
            interrupt => Net_335 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =isr_sw1
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =isr_sw2
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_227 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_209 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_208 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Brake_neg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Brake_neg(0)__PA ,
        analog_term => \Brake_ADC:Net_126\ ,
        pad => Brake_neg(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Brake_pos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Brake_pos(0)__PA ,
        analog_term => Net_201 ,
        pad => Brake_pos(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Throttle_neg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Throttle_neg(0)__PA ,
        analog_term => \Throttle_ADC:Net_126\ ,
        pad => Throttle_neg(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Throttle_pos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Throttle_pos(0)__PA ,
        analog_term => Net_194 ,
        pad => Throttle_pos(0)_PAD );
    Properties:
    {
    }

Port 6 generates interrupt for logical port:
    logicalport: Name =button_sw1
        PORT MAP (
            in_clock_en => tmpOE__Tx_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_137 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "854e424c-7dbb-421c-85c4-f903d66a1d42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = button_sw1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => button_sw1(0)__PA ,
        pad => button_sw1(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =button_sw2
        PORT MAP (
            in_clock_en => tmpOE__Tx_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_138 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "00ac872c-44fa-432e-9b1f-c76142e67f3f"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=5]: 
Pin : Name = button_sw2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => button_sw2(0)__PA ,
        pad => button_sw2(0)_PAD );
    Properties:
    {
    }

CAN Fixed Block group 0: 
    CAN Block @ [FFB(CAN,0)]: 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_208 ,
            can_tx => Net_209 ,
            can_tx_en => Net_226 ,
            interrupt => Net_227 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            aclk_glb_0 => \Throttle_ADC:Net_221\ ,
            aclk_0 => \Throttle_ADC:Net_221_local\ ,
            clk_a_dig_glb_0 => \Throttle_ADC:Net_221_adig\ ,
            clk_a_dig_0 => \Throttle_ADC:Net_221_adig_local\ ,
            aclk_glb_1 => \Brake_ADC:Net_221\ ,
            aclk_1 => \Brake_ADC:Net_221_local\ ,
            clk_a_dig_glb_1 => \Brake_ADC:Net_221_adig\ ,
            clk_a_dig_1 => \Brake_ADC:Net_221_adig_local\ ,
            dclk_glb_0 => Net_135 ,
            dclk_0 => Net_135_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: 
    Vref Block @ [FFB(Vref,12)]: 
    vrefcell: Name =\Brake_ADC:vRef_Vdda\
        PORT MAP (
            vout => \Brake_ADC:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "206B3D12-10C8-4e0c-A050-DDD8AA31CF27"
            ignoresleep = 0
            name = "Vdda(HiZ)"
        }
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\Brake_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_201 ,
            vminus => \Brake_ADC:Net_126\ ,
            ext_pin => \Brake_ADC:Net_215\ ,
            vrefhi_out => \Brake_ADC:Net_257\ ,
            vref => \Brake_ADC:Net_248\ ,
            clock => \Brake_ADC:Net_221\ ,
            pump_clock => \Brake_ADC:Net_221\ ,
            irq => \Brake_ADC:Net_252\ ,
            next => Net_354 ,
            data_out_udb_11 => \Brake_ADC:Net_207_11\ ,
            data_out_udb_10 => \Brake_ADC:Net_207_10\ ,
            data_out_udb_9 => \Brake_ADC:Net_207_9\ ,
            data_out_udb_8 => \Brake_ADC:Net_207_8\ ,
            data_out_udb_7 => \Brake_ADC:Net_207_7\ ,
            data_out_udb_6 => \Brake_ADC:Net_207_6\ ,
            data_out_udb_5 => \Brake_ADC:Net_207_5\ ,
            data_out_udb_4 => \Brake_ADC:Net_207_4\ ,
            data_out_udb_3 => \Brake_ADC:Net_207_3\ ,
            data_out_udb_2 => \Brake_ADC:Net_207_2\ ,
            data_out_udb_1 => \Brake_ADC:Net_207_1\ ,
            data_out_udb_0 => \Brake_ADC:Net_207_0\ ,
            eof_udb => Net_351 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\Throttle_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_194 ,
            vminus => \Throttle_ADC:Net_126\ ,
            ext_pin => \Throttle_ADC:Net_215\ ,
            vrefhi_out => \Throttle_ADC:Net_257\ ,
            vref => \Brake_ADC:Net_248\ ,
            clock => \Throttle_ADC:Net_221\ ,
            pump_clock => \Throttle_ADC:Net_221\ ,
            irq => \Throttle_ADC:Net_252\ ,
            next => Net_338 ,
            data_out_udb_11 => \Throttle_ADC:Net_207_11\ ,
            data_out_udb_10 => \Throttle_ADC:Net_207_10\ ,
            data_out_udb_9 => \Throttle_ADC:Net_207_9\ ,
            data_out_udb_8 => \Throttle_ADC:Net_207_8\ ,
            data_out_udb_7 => \Throttle_ADC:Net_207_7\ ,
            data_out_udb_6 => \Throttle_ADC:Net_207_6\ ,
            data_out_udb_5 => \Throttle_ADC:Net_207_5\ ,
            data_out_udb_4 => \Throttle_ADC:Net_207_4\ ,
            data_out_udb_3 => \Throttle_ADC:Net_207_3\ ,
            data_out_udb_2 => \Throttle_ADC:Net_207_2\ ,
            data_out_udb_1 => \Throttle_ADC:Net_207_1\ ,
            data_out_udb_0 => \Throttle_ADC:Net_207_0\ ,
            eof_udb => Net_335 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_209)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_208)
-----+-----+-------+-----------+------------------+------------------+-------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------
   4 |   0 |       |      NONE |      HI_Z_ANALOG |     Brake_neg(0) | Analog(\Brake_ADC:Net_126\)
     |   3 |       |      NONE |      HI_Z_ANALOG |     Brake_pos(0) | Analog(Net_201)
-----+-----+-------+-----------+------------------+------------------+-------------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |  Throttle_neg(0) | Analog(\Throttle_ADC:Net_126\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  Throttle_pos(0) | Analog(Net_194)
-----+-----+-------+-----------+------------------+------------------+-------------------------------
   6 |   1 |     * |   FALLING |      RES_PULL_UP |    button_sw1(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------
  15 |   5 |     * |   FALLING |      RES_PULL_UP |    button_sw2(0) | 
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.952ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.201ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Super-Eagle_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.493ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.524ms
API generation phase: Elapsed time ==> 0s.873ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
