
transmit_MCU1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000010ae  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000040  00800060  000010ae  00001122  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00000750  00000000  00000000  00001164  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000000e7  00000000  00000000  000018b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000120  00000000  00000000  000019a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001206  00000000  00000000  00001ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000005a7  00000000  00000000  00002cc6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000a0b  00000000  00000000  0000326d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000460  00000000  00000000  00003c78  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000488  00000000  00000000  000040d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d50  00000000  00000000  00004560  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ea       	ldi	r30, 0xAE	; 174
      68:	f0 e1       	ldi	r31, 0x10	; 16
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a0 3a       	cpi	r26, 0xA0	; 160
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 ea       	ldi	r26, 0xA0	; 160
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3a       	cpi	r26, 0xA0	; 160
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <main>
      8a:	0c 94 55 08 	jmp	0x10aa	; 0x10aa <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <Dio_VSet_pin_Dir>:
 */ 
#include "std_macros.h"
#include <string.h>

void Dio_VSet_pin_Dir(unsigned char port, unsigned char reg_numb, const char *dir)
{
      92:	0f 93       	push	r16
      94:	1f 93       	push	r17
      96:	cf 93       	push	r28
      98:	df 93       	push	r29
      9a:	c8 2f       	mov	r28, r24
      9c:	d6 2f       	mov	r29, r22
      9e:	8a 01       	movw	r16, r20
	if (((strcmp(dir, "OUTPUT")) == 0) || ((strcmp(dir, "output")) == 0))
      a0:	ca 01       	movw	r24, r20
      a2:	60 e6       	ldi	r22, 0x60	; 96
      a4:	70 e0       	ldi	r23, 0x00	; 0
      a6:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
      aa:	28 2f       	mov	r18, r24
      ac:	39 2f       	mov	r19, r25
      ae:	21 15       	cp	r18, r1
      b0:	31 05       	cpc	r19, r1
      b2:	59 f0       	breq	.+22     	; 0xca <Dio_VSet_pin_Dir+0x38>
      b4:	c8 01       	movw	r24, r16
      b6:	67 e6       	ldi	r22, 0x67	; 103
      b8:	70 e0       	ldi	r23, 0x00	; 0
      ba:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
      be:	28 2f       	mov	r18, r24
      c0:	39 2f       	mov	r19, r25
      c2:	21 15       	cp	r18, r1
      c4:	31 05       	cpc	r19, r1
      c6:	09 f0       	breq	.+2      	; 0xca <Dio_VSet_pin_Dir+0x38>
      c8:	4b c0       	rjmp	.+150    	; 0x160 <Dio_VSet_pin_Dir+0xce>
	{
		switch (port)
      ca:	c4 34       	cpi	r28, 0x44	; 68
      cc:	09 f4       	brne	.+2      	; 0xd0 <Dio_VSet_pin_Dir+0x3e>
      ce:	3c c0       	rjmp	.+120    	; 0x148 <Dio_VSet_pin_Dir+0xb6>
      d0:	c5 34       	cpi	r28, 0x45	; 69
      d2:	40 f4       	brcc	.+16     	; 0xe4 <Dio_VSet_pin_Dir+0x52>
      d4:	c2 34       	cpi	r28, 0x42	; 66
      d6:	01 f1       	breq	.+64     	; 0x118 <Dio_VSet_pin_Dir+0x86>
      d8:	c3 34       	cpi	r28, 0x43	; 67
      da:	50 f5       	brcc	.+84     	; 0x130 <Dio_VSet_pin_Dir+0x9e>
      dc:	c1 34       	cpi	r28, 0x41	; 65
      de:	09 f0       	breq	.+2      	; 0xe2 <Dio_VSet_pin_Dir+0x50>
      e0:	a0 c0       	rjmp	.+320    	; 0x222 <Dio_VSet_pin_Dir+0x190>
      e2:	0e c0       	rjmp	.+28     	; 0x100 <Dio_VSet_pin_Dir+0x6e>
      e4:	c2 36       	cpi	r28, 0x62	; 98
      e6:	c1 f0       	breq	.+48     	; 0x118 <Dio_VSet_pin_Dir+0x86>
      e8:	c3 36       	cpi	r28, 0x63	; 99
      ea:	20 f4       	brcc	.+8      	; 0xf4 <Dio_VSet_pin_Dir+0x62>
      ec:	c1 36       	cpi	r28, 0x61	; 97
      ee:	09 f0       	breq	.+2      	; 0xf2 <Dio_VSet_pin_Dir+0x60>
      f0:	98 c0       	rjmp	.+304    	; 0x222 <Dio_VSet_pin_Dir+0x190>
      f2:	06 c0       	rjmp	.+12     	; 0x100 <Dio_VSet_pin_Dir+0x6e>
      f4:	c3 36       	cpi	r28, 0x63	; 99
      f6:	e1 f0       	breq	.+56     	; 0x130 <Dio_VSet_pin_Dir+0x9e>
      f8:	c4 36       	cpi	r28, 0x64	; 100
      fa:	09 f0       	breq	.+2      	; 0xfe <Dio_VSet_pin_Dir+0x6c>
      fc:	92 c0       	rjmp	.+292    	; 0x222 <Dio_VSet_pin_Dir+0x190>
      fe:	24 c0       	rjmp	.+72     	; 0x148 <Dio_VSet_pin_Dir+0xb6>
		{
			case 'A':
			case 'a':
				SET_BIT(DDRA_, reg_numb);
     100:	4a b3       	in	r20, 0x1a	; 26
     102:	21 e0       	ldi	r18, 0x01	; 1
     104:	30 e0       	ldi	r19, 0x00	; 0
     106:	c9 01       	movw	r24, r18
     108:	02 c0       	rjmp	.+4      	; 0x10e <Dio_VSet_pin_Dir+0x7c>
     10a:	88 0f       	add	r24, r24
     10c:	99 1f       	adc	r25, r25
     10e:	da 95       	dec	r29
     110:	e2 f7       	brpl	.-8      	; 0x10a <Dio_VSet_pin_Dir+0x78>
     112:	84 2b       	or	r24, r20
     114:	8a bb       	out	0x1a, r24	; 26
				break;
     116:	85 c0       	rjmp	.+266    	; 0x222 <Dio_VSet_pin_Dir+0x190>
			case 'B':
			case 'b':
				SET_BIT(DDRB_, reg_numb);
     118:	47 b3       	in	r20, 0x17	; 23
     11a:	21 e0       	ldi	r18, 0x01	; 1
     11c:	30 e0       	ldi	r19, 0x00	; 0
     11e:	c9 01       	movw	r24, r18
     120:	02 c0       	rjmp	.+4      	; 0x126 <Dio_VSet_pin_Dir+0x94>
     122:	88 0f       	add	r24, r24
     124:	99 1f       	adc	r25, r25
     126:	da 95       	dec	r29
     128:	e2 f7       	brpl	.-8      	; 0x122 <Dio_VSet_pin_Dir+0x90>
     12a:	84 2b       	or	r24, r20
     12c:	87 bb       	out	0x17, r24	; 23
				break;
     12e:	79 c0       	rjmp	.+242    	; 0x222 <Dio_VSet_pin_Dir+0x190>
			case 'C':
			case 'c':
				SET_BIT(DDRC_, reg_numb);
     130:	44 b3       	in	r20, 0x14	; 20
     132:	21 e0       	ldi	r18, 0x01	; 1
     134:	30 e0       	ldi	r19, 0x00	; 0
     136:	c9 01       	movw	r24, r18
     138:	02 c0       	rjmp	.+4      	; 0x13e <Dio_VSet_pin_Dir+0xac>
     13a:	88 0f       	add	r24, r24
     13c:	99 1f       	adc	r25, r25
     13e:	da 95       	dec	r29
     140:	e2 f7       	brpl	.-8      	; 0x13a <Dio_VSet_pin_Dir+0xa8>
     142:	84 2b       	or	r24, r20
     144:	84 bb       	out	0x14, r24	; 20
				break;
     146:	6d c0       	rjmp	.+218    	; 0x222 <Dio_VSet_pin_Dir+0x190>
			case 'D':   // Fixed inconsistency
			case 'd':
				SET_BIT(DDRD_, reg_numb);
     148:	41 b3       	in	r20, 0x11	; 17
     14a:	21 e0       	ldi	r18, 0x01	; 1
     14c:	30 e0       	ldi	r19, 0x00	; 0
     14e:	c9 01       	movw	r24, r18
     150:	02 c0       	rjmp	.+4      	; 0x156 <Dio_VSet_pin_Dir+0xc4>
     152:	88 0f       	add	r24, r24
     154:	99 1f       	adc	r25, r25
     156:	da 95       	dec	r29
     158:	e2 f7       	brpl	.-8      	; 0x152 <Dio_VSet_pin_Dir+0xc0>
     15a:	84 2b       	or	r24, r20
     15c:	81 bb       	out	0x11, r24	; 17
				break;
     15e:	61 c0       	rjmp	.+194    	; 0x222 <Dio_VSet_pin_Dir+0x190>
			default:
				break;  // Handle unexpected port values
		}
	}
	else if (((strcmp(dir, "INPUT")) == 0) || ((strcmp(dir, "input")) == 0))
     160:	c8 01       	movw	r24, r16
     162:	6e e6       	ldi	r22, 0x6E	; 110
     164:	70 e0       	ldi	r23, 0x00	; 0
     166:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     16a:	28 2f       	mov	r18, r24
     16c:	39 2f       	mov	r19, r25
     16e:	21 15       	cp	r18, r1
     170:	31 05       	cpc	r19, r1
     172:	59 f0       	breq	.+22     	; 0x18a <Dio_VSet_pin_Dir+0xf8>
     174:	c8 01       	movw	r24, r16
     176:	64 e7       	ldi	r22, 0x74	; 116
     178:	70 e0       	ldi	r23, 0x00	; 0
     17a:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     17e:	28 2f       	mov	r18, r24
     180:	39 2f       	mov	r19, r25
     182:	21 15       	cp	r18, r1
     184:	31 05       	cpc	r19, r1
     186:	09 f0       	breq	.+2      	; 0x18a <Dio_VSet_pin_Dir+0xf8>
     188:	4c c0       	rjmp	.+152    	; 0x222 <Dio_VSet_pin_Dir+0x190>
	{
		switch (port)
     18a:	c4 34       	cpi	r28, 0x44	; 68
     18c:	09 f4       	brne	.+2      	; 0x190 <Dio_VSet_pin_Dir+0xfe>
     18e:	3d c0       	rjmp	.+122    	; 0x20a <Dio_VSet_pin_Dir+0x178>
     190:	c5 34       	cpi	r28, 0x45	; 69
     192:	40 f4       	brcc	.+16     	; 0x1a4 <Dio_VSet_pin_Dir+0x112>
     194:	c2 34       	cpi	r28, 0x42	; 66
     196:	f9 f0       	breq	.+62     	; 0x1d6 <Dio_VSet_pin_Dir+0x144>
     198:	c3 34       	cpi	r28, 0x43	; 67
     19a:	50 f5       	brcc	.+84     	; 0x1f0 <Dio_VSet_pin_Dir+0x15e>
     19c:	c1 34       	cpi	r28, 0x41	; 65
     19e:	09 f0       	breq	.+2      	; 0x1a2 <Dio_VSet_pin_Dir+0x110>
     1a0:	40 c0       	rjmp	.+128    	; 0x222 <Dio_VSet_pin_Dir+0x190>
     1a2:	0c c0       	rjmp	.+24     	; 0x1bc <Dio_VSet_pin_Dir+0x12a>
     1a4:	c2 36       	cpi	r28, 0x62	; 98
     1a6:	b9 f0       	breq	.+46     	; 0x1d6 <Dio_VSet_pin_Dir+0x144>
     1a8:	c3 36       	cpi	r28, 0x63	; 99
     1aa:	18 f4       	brcc	.+6      	; 0x1b2 <Dio_VSet_pin_Dir+0x120>
     1ac:	c1 36       	cpi	r28, 0x61	; 97
     1ae:	c9 f5       	brne	.+114    	; 0x222 <Dio_VSet_pin_Dir+0x190>
     1b0:	05 c0       	rjmp	.+10     	; 0x1bc <Dio_VSet_pin_Dir+0x12a>
     1b2:	c3 36       	cpi	r28, 0x63	; 99
     1b4:	e9 f0       	breq	.+58     	; 0x1f0 <Dio_VSet_pin_Dir+0x15e>
     1b6:	c4 36       	cpi	r28, 0x64	; 100
     1b8:	a1 f5       	brne	.+104    	; 0x222 <Dio_VSet_pin_Dir+0x190>
     1ba:	27 c0       	rjmp	.+78     	; 0x20a <Dio_VSet_pin_Dir+0x178>
		{
			case 'A':
			case 'a':
			CLEAR_BIT(DDRA_, reg_numb);
     1bc:	4a b3       	in	r20, 0x1a	; 26
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	c9 01       	movw	r24, r18
     1c4:	02 c0       	rjmp	.+4      	; 0x1ca <Dio_VSet_pin_Dir+0x138>
     1c6:	88 0f       	add	r24, r24
     1c8:	99 1f       	adc	r25, r25
     1ca:	da 95       	dec	r29
     1cc:	e2 f7       	brpl	.-8      	; 0x1c6 <Dio_VSet_pin_Dir+0x134>
     1ce:	80 95       	com	r24
     1d0:	84 23       	and	r24, r20
     1d2:	8a bb       	out	0x1a, r24	; 26
			break;
     1d4:	26 c0       	rjmp	.+76     	; 0x222 <Dio_VSet_pin_Dir+0x190>
			case 'B':
			case 'b':
			CLEAR_BIT(DDRB_, reg_numb);
     1d6:	47 b3       	in	r20, 0x17	; 23
     1d8:	21 e0       	ldi	r18, 0x01	; 1
     1da:	30 e0       	ldi	r19, 0x00	; 0
     1dc:	c9 01       	movw	r24, r18
     1de:	02 c0       	rjmp	.+4      	; 0x1e4 <Dio_VSet_pin_Dir+0x152>
     1e0:	88 0f       	add	r24, r24
     1e2:	99 1f       	adc	r25, r25
     1e4:	da 95       	dec	r29
     1e6:	e2 f7       	brpl	.-8      	; 0x1e0 <Dio_VSet_pin_Dir+0x14e>
     1e8:	80 95       	com	r24
     1ea:	84 23       	and	r24, r20
     1ec:	87 bb       	out	0x17, r24	; 23
			break;
     1ee:	19 c0       	rjmp	.+50     	; 0x222 <Dio_VSet_pin_Dir+0x190>
			case 'C':
			case 'c':
			CLEAR_BIT(DDRC_, reg_numb);
     1f0:	44 b3       	in	r20, 0x14	; 20
     1f2:	21 e0       	ldi	r18, 0x01	; 1
     1f4:	30 e0       	ldi	r19, 0x00	; 0
     1f6:	c9 01       	movw	r24, r18
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <Dio_VSet_pin_Dir+0x16c>
     1fa:	88 0f       	add	r24, r24
     1fc:	99 1f       	adc	r25, r25
     1fe:	da 95       	dec	r29
     200:	e2 f7       	brpl	.-8      	; 0x1fa <Dio_VSet_pin_Dir+0x168>
     202:	80 95       	com	r24
     204:	84 23       	and	r24, r20
     206:	84 bb       	out	0x14, r24	; 20
			break;
     208:	0c c0       	rjmp	.+24     	; 0x222 <Dio_VSet_pin_Dir+0x190>
			case 'D':   // Fixed inconsistency
			case 'd':
			CLEAR_BIT(DDRD_, reg_numb);
     20a:	41 b3       	in	r20, 0x11	; 17
     20c:	21 e0       	ldi	r18, 0x01	; 1
     20e:	30 e0       	ldi	r19, 0x00	; 0
     210:	c9 01       	movw	r24, r18
     212:	02 c0       	rjmp	.+4      	; 0x218 <Dio_VSet_pin_Dir+0x186>
     214:	88 0f       	add	r24, r24
     216:	99 1f       	adc	r25, r25
     218:	da 95       	dec	r29
     21a:	e2 f7       	brpl	.-8      	; 0x214 <Dio_VSet_pin_Dir+0x182>
     21c:	80 95       	com	r24
     21e:	84 23       	and	r24, r20
     220:	81 bb       	out	0x11, r24	; 17
			break;
			default:
			break;  // Handle unexpected port values
		}
	}
}
     222:	df 91       	pop	r29
     224:	cf 91       	pop	r28
     226:	1f 91       	pop	r17
     228:	0f 91       	pop	r16
     22a:	08 95       	ret

0000022c <DIO_vwrite>:

void DIO_vwrite(unsigned char port , unsigned char reg_numb, const char *val)
{
     22c:	0f 93       	push	r16
     22e:	1f 93       	push	r17
     230:	cf 93       	push	r28
     232:	df 93       	push	r29
     234:	c8 2f       	mov	r28, r24
     236:	d6 2f       	mov	r29, r22
     238:	8a 01       	movw	r16, r20
	if (((strcmp(val, "HIGH")) == 0) || ((strcmp(val, "high")) == 0) || ((strcmp(val, "1")) == 0) )
     23a:	ca 01       	movw	r24, r20
     23c:	6a e7       	ldi	r22, 0x7A	; 122
     23e:	70 e0       	ldi	r23, 0x00	; 0
     240:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     244:	28 2f       	mov	r18, r24
     246:	39 2f       	mov	r19, r25
     248:	21 15       	cp	r18, r1
     24a:	31 05       	cpc	r19, r1
     24c:	a9 f0       	breq	.+42     	; 0x278 <DIO_vwrite+0x4c>
     24e:	c8 01       	movw	r24, r16
     250:	6f e7       	ldi	r22, 0x7F	; 127
     252:	70 e0       	ldi	r23, 0x00	; 0
     254:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     258:	28 2f       	mov	r18, r24
     25a:	39 2f       	mov	r19, r25
     25c:	21 15       	cp	r18, r1
     25e:	31 05       	cpc	r19, r1
     260:	59 f0       	breq	.+22     	; 0x278 <DIO_vwrite+0x4c>
     262:	c8 01       	movw	r24, r16
     264:	64 e8       	ldi	r22, 0x84	; 132
     266:	70 e0       	ldi	r23, 0x00	; 0
     268:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     26c:	28 2f       	mov	r18, r24
     26e:	39 2f       	mov	r19, r25
     270:	21 15       	cp	r18, r1
     272:	31 05       	cpc	r19, r1
     274:	09 f0       	breq	.+2      	; 0x278 <DIO_vwrite+0x4c>
     276:	4b c0       	rjmp	.+150    	; 0x30e <DIO_vwrite+0xe2>
	{
		switch (port)
     278:	c4 34       	cpi	r28, 0x44	; 68
     27a:	09 f4       	brne	.+2      	; 0x27e <DIO_vwrite+0x52>
     27c:	3c c0       	rjmp	.+120    	; 0x2f6 <DIO_vwrite+0xca>
     27e:	c5 34       	cpi	r28, 0x45	; 69
     280:	40 f4       	brcc	.+16     	; 0x292 <DIO_vwrite+0x66>
     282:	c2 34       	cpi	r28, 0x42	; 66
     284:	01 f1       	breq	.+64     	; 0x2c6 <DIO_vwrite+0x9a>
     286:	c3 34       	cpi	r28, 0x43	; 67
     288:	50 f5       	brcc	.+84     	; 0x2de <DIO_vwrite+0xb2>
     28a:	c1 34       	cpi	r28, 0x41	; 65
     28c:	09 f0       	breq	.+2      	; 0x290 <DIO_vwrite+0x64>
     28e:	aa c0       	rjmp	.+340    	; 0x3e4 <DIO_vwrite+0x1b8>
     290:	0e c0       	rjmp	.+28     	; 0x2ae <DIO_vwrite+0x82>
     292:	c2 36       	cpi	r28, 0x62	; 98
     294:	c1 f0       	breq	.+48     	; 0x2c6 <DIO_vwrite+0x9a>
     296:	c3 36       	cpi	r28, 0x63	; 99
     298:	20 f4       	brcc	.+8      	; 0x2a2 <DIO_vwrite+0x76>
     29a:	c1 36       	cpi	r28, 0x61	; 97
     29c:	09 f0       	breq	.+2      	; 0x2a0 <DIO_vwrite+0x74>
     29e:	a2 c0       	rjmp	.+324    	; 0x3e4 <DIO_vwrite+0x1b8>
     2a0:	06 c0       	rjmp	.+12     	; 0x2ae <DIO_vwrite+0x82>
     2a2:	c3 36       	cpi	r28, 0x63	; 99
     2a4:	e1 f0       	breq	.+56     	; 0x2de <DIO_vwrite+0xb2>
     2a6:	c4 36       	cpi	r28, 0x64	; 100
     2a8:	09 f0       	breq	.+2      	; 0x2ac <DIO_vwrite+0x80>
     2aa:	9c c0       	rjmp	.+312    	; 0x3e4 <DIO_vwrite+0x1b8>
     2ac:	24 c0       	rjmp	.+72     	; 0x2f6 <DIO_vwrite+0xca>
		{
			case 'A':
			case 'a':
			SET_BIT(PORTA_, reg_numb);
     2ae:	4b b3       	in	r20, 0x1b	; 27
     2b0:	21 e0       	ldi	r18, 0x01	; 1
     2b2:	30 e0       	ldi	r19, 0x00	; 0
     2b4:	c9 01       	movw	r24, r18
     2b6:	02 c0       	rjmp	.+4      	; 0x2bc <DIO_vwrite+0x90>
     2b8:	88 0f       	add	r24, r24
     2ba:	99 1f       	adc	r25, r25
     2bc:	da 95       	dec	r29
     2be:	e2 f7       	brpl	.-8      	; 0x2b8 <DIO_vwrite+0x8c>
     2c0:	84 2b       	or	r24, r20
     2c2:	8b bb       	out	0x1b, r24	; 27
			break;
     2c4:	8f c0       	rjmp	.+286    	; 0x3e4 <DIO_vwrite+0x1b8>
			case 'B':
			case 'b':
			SET_BIT(PORTB_, reg_numb);
     2c6:	48 b3       	in	r20, 0x18	; 24
     2c8:	21 e0       	ldi	r18, 0x01	; 1
     2ca:	30 e0       	ldi	r19, 0x00	; 0
     2cc:	c9 01       	movw	r24, r18
     2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <DIO_vwrite+0xa8>
     2d0:	88 0f       	add	r24, r24
     2d2:	99 1f       	adc	r25, r25
     2d4:	da 95       	dec	r29
     2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <DIO_vwrite+0xa4>
     2d8:	84 2b       	or	r24, r20
     2da:	88 bb       	out	0x18, r24	; 24
			break;
     2dc:	83 c0       	rjmp	.+262    	; 0x3e4 <DIO_vwrite+0x1b8>
			case 'C':
			case 'c':
			SET_BIT(PORTC_, reg_numb);
     2de:	45 b3       	in	r20, 0x15	; 21
     2e0:	21 e0       	ldi	r18, 0x01	; 1
     2e2:	30 e0       	ldi	r19, 0x00	; 0
     2e4:	c9 01       	movw	r24, r18
     2e6:	02 c0       	rjmp	.+4      	; 0x2ec <DIO_vwrite+0xc0>
     2e8:	88 0f       	add	r24, r24
     2ea:	99 1f       	adc	r25, r25
     2ec:	da 95       	dec	r29
     2ee:	e2 f7       	brpl	.-8      	; 0x2e8 <DIO_vwrite+0xbc>
     2f0:	84 2b       	or	r24, r20
     2f2:	85 bb       	out	0x15, r24	; 21
			break;
     2f4:	77 c0       	rjmp	.+238    	; 0x3e4 <DIO_vwrite+0x1b8>
			case 'D':   // Fixed inconsistency
			case 'd':
			SET_BIT(PORTD_, reg_numb);
     2f6:	42 b3       	in	r20, 0x12	; 18
     2f8:	21 e0       	ldi	r18, 0x01	; 1
     2fa:	30 e0       	ldi	r19, 0x00	; 0
     2fc:	c9 01       	movw	r24, r18
     2fe:	02 c0       	rjmp	.+4      	; 0x304 <DIO_vwrite+0xd8>
     300:	88 0f       	add	r24, r24
     302:	99 1f       	adc	r25, r25
     304:	da 95       	dec	r29
     306:	e2 f7       	brpl	.-8      	; 0x300 <DIO_vwrite+0xd4>
     308:	84 2b       	or	r24, r20
     30a:	82 bb       	out	0x12, r24	; 18
			break;
     30c:	6b c0       	rjmp	.+214    	; 0x3e4 <DIO_vwrite+0x1b8>
			default:
			break;  // Handle unexpected port values
		}
	}
	else if (((strcmp(val, "LOW")) == 0) || ((strcmp(val, "low")) == 0) || ((strcmp(val, "0")) == 0))
     30e:	c8 01       	movw	r24, r16
     310:	66 e8       	ldi	r22, 0x86	; 134
     312:	70 e0       	ldi	r23, 0x00	; 0
     314:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     318:	28 2f       	mov	r18, r24
     31a:	39 2f       	mov	r19, r25
     31c:	21 15       	cp	r18, r1
     31e:	31 05       	cpc	r19, r1
     320:	a9 f0       	breq	.+42     	; 0x34c <DIO_vwrite+0x120>
     322:	c8 01       	movw	r24, r16
     324:	6a e8       	ldi	r22, 0x8A	; 138
     326:	70 e0       	ldi	r23, 0x00	; 0
     328:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     32c:	28 2f       	mov	r18, r24
     32e:	39 2f       	mov	r19, r25
     330:	21 15       	cp	r18, r1
     332:	31 05       	cpc	r19, r1
     334:	59 f0       	breq	.+22     	; 0x34c <DIO_vwrite+0x120>
     336:	c8 01       	movw	r24, r16
     338:	6e e8       	ldi	r22, 0x8E	; 142
     33a:	70 e0       	ldi	r23, 0x00	; 0
     33c:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     340:	28 2f       	mov	r18, r24
     342:	39 2f       	mov	r19, r25
     344:	21 15       	cp	r18, r1
     346:	31 05       	cpc	r19, r1
     348:	09 f0       	breq	.+2      	; 0x34c <DIO_vwrite+0x120>
     34a:	4c c0       	rjmp	.+152    	; 0x3e4 <DIO_vwrite+0x1b8>
	{
		switch (port)
     34c:	c4 34       	cpi	r28, 0x44	; 68
     34e:	09 f4       	brne	.+2      	; 0x352 <DIO_vwrite+0x126>
     350:	3d c0       	rjmp	.+122    	; 0x3cc <DIO_vwrite+0x1a0>
     352:	c5 34       	cpi	r28, 0x45	; 69
     354:	40 f4       	brcc	.+16     	; 0x366 <DIO_vwrite+0x13a>
     356:	c2 34       	cpi	r28, 0x42	; 66
     358:	f9 f0       	breq	.+62     	; 0x398 <DIO_vwrite+0x16c>
     35a:	c3 34       	cpi	r28, 0x43	; 67
     35c:	50 f5       	brcc	.+84     	; 0x3b2 <DIO_vwrite+0x186>
     35e:	c1 34       	cpi	r28, 0x41	; 65
     360:	09 f0       	breq	.+2      	; 0x364 <DIO_vwrite+0x138>
     362:	40 c0       	rjmp	.+128    	; 0x3e4 <DIO_vwrite+0x1b8>
     364:	0c c0       	rjmp	.+24     	; 0x37e <DIO_vwrite+0x152>
     366:	c2 36       	cpi	r28, 0x62	; 98
     368:	b9 f0       	breq	.+46     	; 0x398 <DIO_vwrite+0x16c>
     36a:	c3 36       	cpi	r28, 0x63	; 99
     36c:	18 f4       	brcc	.+6      	; 0x374 <DIO_vwrite+0x148>
     36e:	c1 36       	cpi	r28, 0x61	; 97
     370:	c9 f5       	brne	.+114    	; 0x3e4 <DIO_vwrite+0x1b8>
     372:	05 c0       	rjmp	.+10     	; 0x37e <DIO_vwrite+0x152>
     374:	c3 36       	cpi	r28, 0x63	; 99
     376:	e9 f0       	breq	.+58     	; 0x3b2 <DIO_vwrite+0x186>
     378:	c4 36       	cpi	r28, 0x64	; 100
     37a:	a1 f5       	brne	.+104    	; 0x3e4 <DIO_vwrite+0x1b8>
     37c:	27 c0       	rjmp	.+78     	; 0x3cc <DIO_vwrite+0x1a0>
		{
			case 'A':
			case 'a':
			CLEAR_BIT(PORTA_, reg_numb);
     37e:	4b b3       	in	r20, 0x1b	; 27
     380:	21 e0       	ldi	r18, 0x01	; 1
     382:	30 e0       	ldi	r19, 0x00	; 0
     384:	c9 01       	movw	r24, r18
     386:	02 c0       	rjmp	.+4      	; 0x38c <DIO_vwrite+0x160>
     388:	88 0f       	add	r24, r24
     38a:	99 1f       	adc	r25, r25
     38c:	da 95       	dec	r29
     38e:	e2 f7       	brpl	.-8      	; 0x388 <DIO_vwrite+0x15c>
     390:	80 95       	com	r24
     392:	84 23       	and	r24, r20
     394:	8b bb       	out	0x1b, r24	; 27
			break;
     396:	26 c0       	rjmp	.+76     	; 0x3e4 <DIO_vwrite+0x1b8>
			case 'B':
			case 'b':
			CLEAR_BIT(PORTB_, reg_numb);
     398:	48 b3       	in	r20, 0x18	; 24
     39a:	21 e0       	ldi	r18, 0x01	; 1
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	c9 01       	movw	r24, r18
     3a0:	02 c0       	rjmp	.+4      	; 0x3a6 <DIO_vwrite+0x17a>
     3a2:	88 0f       	add	r24, r24
     3a4:	99 1f       	adc	r25, r25
     3a6:	da 95       	dec	r29
     3a8:	e2 f7       	brpl	.-8      	; 0x3a2 <DIO_vwrite+0x176>
     3aa:	80 95       	com	r24
     3ac:	84 23       	and	r24, r20
     3ae:	88 bb       	out	0x18, r24	; 24
			break;
     3b0:	19 c0       	rjmp	.+50     	; 0x3e4 <DIO_vwrite+0x1b8>
			case 'C':
			case 'c':
			CLEAR_BIT(PORTC_, reg_numb);
     3b2:	45 b3       	in	r20, 0x15	; 21
     3b4:	21 e0       	ldi	r18, 0x01	; 1
     3b6:	30 e0       	ldi	r19, 0x00	; 0
     3b8:	c9 01       	movw	r24, r18
     3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <DIO_vwrite+0x194>
     3bc:	88 0f       	add	r24, r24
     3be:	99 1f       	adc	r25, r25
     3c0:	da 95       	dec	r29
     3c2:	e2 f7       	brpl	.-8      	; 0x3bc <DIO_vwrite+0x190>
     3c4:	80 95       	com	r24
     3c6:	84 23       	and	r24, r20
     3c8:	85 bb       	out	0x15, r24	; 21
			break;
     3ca:	0c c0       	rjmp	.+24     	; 0x3e4 <DIO_vwrite+0x1b8>
			case 'D':   // Fixed inconsistency
			case 'd':
			CLEAR_BIT(PORTD_, reg_numb);
     3cc:	42 b3       	in	r20, 0x12	; 18
     3ce:	21 e0       	ldi	r18, 0x01	; 1
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	c9 01       	movw	r24, r18
     3d4:	02 c0       	rjmp	.+4      	; 0x3da <DIO_vwrite+0x1ae>
     3d6:	88 0f       	add	r24, r24
     3d8:	99 1f       	adc	r25, r25
     3da:	da 95       	dec	r29
     3dc:	e2 f7       	brpl	.-8      	; 0x3d6 <DIO_vwrite+0x1aa>
     3de:	80 95       	com	r24
     3e0:	84 23       	and	r24, r20
     3e2:	82 bb       	out	0x12, r24	; 18
			default:
			break;  // Handle unexpected port values
		}
	}
	
}
     3e4:	df 91       	pop	r29
     3e6:	cf 91       	pop	r28
     3e8:	1f 91       	pop	r17
     3ea:	0f 91       	pop	r16
     3ec:	08 95       	ret

000003ee <DIO_vToggle>:

void DIO_vToggle(unsigned char port , unsigned char reg_numb)
{
	switch (port)
     3ee:	84 34       	cpi	r24, 0x44	; 68
     3f0:	09 f4       	brne	.+2      	; 0x3f4 <DIO_vToggle+0x6>
     3f2:	3d c0       	rjmp	.+122    	; 0x46e <DIO_vToggle+0x80>
     3f4:	85 34       	cpi	r24, 0x45	; 69
     3f6:	40 f4       	brcc	.+16     	; 0x408 <DIO_vToggle+0x1a>
     3f8:	82 34       	cpi	r24, 0x42	; 66
     3fa:	f9 f0       	breq	.+62     	; 0x43a <DIO_vToggle+0x4c>
     3fc:	83 34       	cpi	r24, 0x43	; 67
     3fe:	50 f5       	brcc	.+84     	; 0x454 <DIO_vToggle+0x66>
     400:	81 34       	cpi	r24, 0x41	; 65
     402:	09 f0       	breq	.+2      	; 0x406 <DIO_vToggle+0x18>
     404:	40 c0       	rjmp	.+128    	; 0x486 <DIO_vToggle+0x98>
     406:	0c c0       	rjmp	.+24     	; 0x420 <DIO_vToggle+0x32>
     408:	82 36       	cpi	r24, 0x62	; 98
     40a:	b9 f0       	breq	.+46     	; 0x43a <DIO_vToggle+0x4c>
     40c:	83 36       	cpi	r24, 0x63	; 99
     40e:	18 f4       	brcc	.+6      	; 0x416 <DIO_vToggle+0x28>
     410:	81 36       	cpi	r24, 0x61	; 97
     412:	c9 f5       	brne	.+114    	; 0x486 <DIO_vToggle+0x98>
     414:	05 c0       	rjmp	.+10     	; 0x420 <DIO_vToggle+0x32>
     416:	83 36       	cpi	r24, 0x63	; 99
     418:	e9 f0       	breq	.+58     	; 0x454 <DIO_vToggle+0x66>
     41a:	84 36       	cpi	r24, 0x64	; 100
     41c:	a1 f5       	brne	.+104    	; 0x486 <DIO_vToggle+0x98>
     41e:	27 c0       	rjmp	.+78     	; 0x46e <DIO_vToggle+0x80>
	{
		case 'A':
		case 'a':
		TOG_BIT(PORTA_, reg_numb);
     420:	2b b3       	in	r18, 0x1b	; 27
     422:	81 e0       	ldi	r24, 0x01	; 1
     424:	90 e0       	ldi	r25, 0x00	; 0
     426:	ac 01       	movw	r20, r24
     428:	02 c0       	rjmp	.+4      	; 0x42e <DIO_vToggle+0x40>
     42a:	44 0f       	add	r20, r20
     42c:	55 1f       	adc	r21, r21
     42e:	6a 95       	dec	r22
     430:	e2 f7       	brpl	.-8      	; 0x42a <DIO_vToggle+0x3c>
     432:	ba 01       	movw	r22, r20
     434:	62 27       	eor	r22, r18
     436:	6b bb       	out	0x1b, r22	; 27
		break;
     438:	08 95       	ret
		case 'B':
		case 'b':
		TOG_BIT(PORTB_, reg_numb);
     43a:	28 b3       	in	r18, 0x18	; 24
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	ac 01       	movw	r20, r24
     442:	02 c0       	rjmp	.+4      	; 0x448 <DIO_vToggle+0x5a>
     444:	44 0f       	add	r20, r20
     446:	55 1f       	adc	r21, r21
     448:	6a 95       	dec	r22
     44a:	e2 f7       	brpl	.-8      	; 0x444 <DIO_vToggle+0x56>
     44c:	ba 01       	movw	r22, r20
     44e:	62 27       	eor	r22, r18
     450:	68 bb       	out	0x18, r22	; 24
		break;
     452:	08 95       	ret
		case 'C':
		case 'c':
		TOG_BIT(PORTC_, reg_numb);
     454:	25 b3       	in	r18, 0x15	; 21
     456:	81 e0       	ldi	r24, 0x01	; 1
     458:	90 e0       	ldi	r25, 0x00	; 0
     45a:	ac 01       	movw	r20, r24
     45c:	02 c0       	rjmp	.+4      	; 0x462 <DIO_vToggle+0x74>
     45e:	44 0f       	add	r20, r20
     460:	55 1f       	adc	r21, r21
     462:	6a 95       	dec	r22
     464:	e2 f7       	brpl	.-8      	; 0x45e <DIO_vToggle+0x70>
     466:	ba 01       	movw	r22, r20
     468:	62 27       	eor	r22, r18
     46a:	65 bb       	out	0x15, r22	; 21
		break;
     46c:	08 95       	ret
		case 'D':   // Fixed inconsistency
		case 'd':
		TOG_BIT(PORTD_, reg_numb);
     46e:	22 b3       	in	r18, 0x12	; 18
     470:	81 e0       	ldi	r24, 0x01	; 1
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	ac 01       	movw	r20, r24
     476:	02 c0       	rjmp	.+4      	; 0x47c <DIO_vToggle+0x8e>
     478:	44 0f       	add	r20, r20
     47a:	55 1f       	adc	r21, r21
     47c:	6a 95       	dec	r22
     47e:	e2 f7       	brpl	.-8      	; 0x478 <DIO_vToggle+0x8a>
     480:	ba 01       	movw	r22, r20
     482:	62 27       	eor	r22, r18
     484:	62 bb       	out	0x12, r22	; 18
     486:	08 95       	ret

00000488 <DIO_u8Read_pin>:
}

unsigned char DIO_u8Read_pin(unsigned char port , unsigned char reg_numb)
{
	
	switch (port)
     488:	84 34       	cpi	r24, 0x44	; 68
     48a:	09 f4       	brne	.+2      	; 0x48e <DIO_u8Read_pin+0x6>
     48c:	4e c0       	rjmp	.+156    	; 0x52a <DIO_u8Read_pin+0xa2>
     48e:	85 34       	cpi	r24, 0x45	; 69
     490:	40 f4       	brcc	.+16     	; 0x4a2 <DIO_u8Read_pin+0x1a>
     492:	82 34       	cpi	r24, 0x42	; 66
     494:	31 f1       	breq	.+76     	; 0x4e2 <DIO_u8Read_pin+0x5a>
     496:	83 34       	cpi	r24, 0x43	; 67
     498:	b0 f5       	brcc	.+108    	; 0x506 <DIO_u8Read_pin+0x7e>
     49a:	81 34       	cpi	r24, 0x41	; 65
     49c:	09 f0       	breq	.+2      	; 0x4a0 <DIO_u8Read_pin+0x18>
     49e:	57 c0       	rjmp	.+174    	; 0x54e <DIO_u8Read_pin+0xc6>
     4a0:	0e c0       	rjmp	.+28     	; 0x4be <DIO_u8Read_pin+0x36>
     4a2:	82 36       	cpi	r24, 0x62	; 98
     4a4:	f1 f0       	breq	.+60     	; 0x4e2 <DIO_u8Read_pin+0x5a>
     4a6:	83 36       	cpi	r24, 0x63	; 99
     4a8:	20 f4       	brcc	.+8      	; 0x4b2 <DIO_u8Read_pin+0x2a>
     4aa:	81 36       	cpi	r24, 0x61	; 97
     4ac:	09 f0       	breq	.+2      	; 0x4b0 <DIO_u8Read_pin+0x28>
     4ae:	4f c0       	rjmp	.+158    	; 0x54e <DIO_u8Read_pin+0xc6>
     4b0:	06 c0       	rjmp	.+12     	; 0x4be <DIO_u8Read_pin+0x36>
     4b2:	83 36       	cpi	r24, 0x63	; 99
     4b4:	41 f1       	breq	.+80     	; 0x506 <DIO_u8Read_pin+0x7e>
     4b6:	84 36       	cpi	r24, 0x64	; 100
     4b8:	09 f0       	breq	.+2      	; 0x4bc <DIO_u8Read_pin+0x34>
     4ba:	49 c0       	rjmp	.+146    	; 0x54e <DIO_u8Read_pin+0xc6>
     4bc:	36 c0       	rjmp	.+108    	; 0x52a <DIO_u8Read_pin+0xa2>
	{
		case 'A':
		case 'a':
		return READ_BIT(PINA_, reg_numb);
     4be:	29 b3       	in	r18, 0x19	; 25
     4c0:	81 e0       	ldi	r24, 0x01	; 1
     4c2:	90 e0       	ldi	r25, 0x00	; 0
     4c4:	06 2e       	mov	r0, r22
     4c6:	02 c0       	rjmp	.+4      	; 0x4cc <DIO_u8Read_pin+0x44>
     4c8:	88 0f       	add	r24, r24
     4ca:	99 1f       	adc	r25, r25
     4cc:	0a 94       	dec	r0
     4ce:	e2 f7       	brpl	.-8      	; 0x4c8 <DIO_u8Read_pin+0x40>
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	82 23       	and	r24, r18
     4d4:	93 23       	and	r25, r19
     4d6:	02 c0       	rjmp	.+4      	; 0x4dc <DIO_u8Read_pin+0x54>
     4d8:	95 95       	asr	r25
     4da:	87 95       	ror	r24
     4dc:	6a 95       	dec	r22
     4de:	e2 f7       	brpl	.-8      	; 0x4d8 <DIO_u8Read_pin+0x50>
     4e0:	08 95       	ret
		break;
		case 'B':
		case 'b':
		return READ_BIT(PINB_, reg_numb);
     4e2:	26 b3       	in	r18, 0x16	; 22
     4e4:	81 e0       	ldi	r24, 0x01	; 1
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	06 2e       	mov	r0, r22
     4ea:	02 c0       	rjmp	.+4      	; 0x4f0 <DIO_u8Read_pin+0x68>
     4ec:	88 0f       	add	r24, r24
     4ee:	99 1f       	adc	r25, r25
     4f0:	0a 94       	dec	r0
     4f2:	e2 f7       	brpl	.-8      	; 0x4ec <DIO_u8Read_pin+0x64>
     4f4:	30 e0       	ldi	r19, 0x00	; 0
     4f6:	82 23       	and	r24, r18
     4f8:	93 23       	and	r25, r19
     4fa:	02 c0       	rjmp	.+4      	; 0x500 <DIO_u8Read_pin+0x78>
     4fc:	95 95       	asr	r25
     4fe:	87 95       	ror	r24
     500:	6a 95       	dec	r22
     502:	e2 f7       	brpl	.-8      	; 0x4fc <DIO_u8Read_pin+0x74>
     504:	08 95       	ret
		break;
		case 'C':
		case 'c':
		return READ_BIT(PINC_, reg_numb);
     506:	23 b3       	in	r18, 0x13	; 19
     508:	81 e0       	ldi	r24, 0x01	; 1
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	06 2e       	mov	r0, r22
     50e:	02 c0       	rjmp	.+4      	; 0x514 <DIO_u8Read_pin+0x8c>
     510:	88 0f       	add	r24, r24
     512:	99 1f       	adc	r25, r25
     514:	0a 94       	dec	r0
     516:	e2 f7       	brpl	.-8      	; 0x510 <DIO_u8Read_pin+0x88>
     518:	30 e0       	ldi	r19, 0x00	; 0
     51a:	82 23       	and	r24, r18
     51c:	93 23       	and	r25, r19
     51e:	02 c0       	rjmp	.+4      	; 0x524 <DIO_u8Read_pin+0x9c>
     520:	95 95       	asr	r25
     522:	87 95       	ror	r24
     524:	6a 95       	dec	r22
     526:	e2 f7       	brpl	.-8      	; 0x520 <DIO_u8Read_pin+0x98>
     528:	08 95       	ret
		break;
		case 'D':   // Fixed inconsistency
		case 'd':
		return READ_BIT(PIND_, reg_numb);
     52a:	20 b3       	in	r18, 0x10	; 16
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	06 2e       	mov	r0, r22
     532:	02 c0       	rjmp	.+4      	; 0x538 <DIO_u8Read_pin+0xb0>
     534:	88 0f       	add	r24, r24
     536:	99 1f       	adc	r25, r25
     538:	0a 94       	dec	r0
     53a:	e2 f7       	brpl	.-8      	; 0x534 <DIO_u8Read_pin+0xac>
     53c:	30 e0       	ldi	r19, 0x00	; 0
     53e:	82 23       	and	r24, r18
     540:	93 23       	and	r25, r19
     542:	02 c0       	rjmp	.+4      	; 0x548 <DIO_u8Read_pin+0xc0>
     544:	95 95       	asr	r25
     546:	87 95       	ror	r24
     548:	6a 95       	dec	r22
     54a:	e2 f7       	brpl	.-8      	; 0x544 <DIO_u8Read_pin+0xbc>
     54c:	08 95       	ret
		break;
		default:
		break;  // Handle unexpected port values
	}
}
     54e:	08 95       	ret

00000550 <DIO_VSet_port_Direction>:


void DIO_VSet_port_Direction(unsigned char port , unsigned char *dir)
{
     550:	0f 93       	push	r16
     552:	1f 93       	push	r17
     554:	cf 93       	push	r28
     556:	c8 2f       	mov	r28, r24
     558:	8b 01       	movw	r16, r22
	if (((strcmp(dir, "OUTPUT")) == 0) || ((strcmp(dir, "output")) == 0))
     55a:	cb 01       	movw	r24, r22
     55c:	60 e6       	ldi	r22, 0x60	; 96
     55e:	70 e0       	ldi	r23, 0x00	; 0
     560:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     564:	28 2f       	mov	r18, r24
     566:	39 2f       	mov	r19, r25
     568:	21 15       	cp	r18, r1
     56a:	31 05       	cpc	r19, r1
     56c:	51 f0       	breq	.+20     	; 0x582 <DIO_VSet_port_Direction+0x32>
     56e:	c8 01       	movw	r24, r16
     570:	67 e6       	ldi	r22, 0x67	; 103
     572:	70 e0       	ldi	r23, 0x00	; 0
     574:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     578:	28 2f       	mov	r18, r24
     57a:	39 2f       	mov	r19, r25
     57c:	21 15       	cp	r18, r1
     57e:	31 05       	cpc	r19, r1
     580:	31 f5       	brne	.+76     	; 0x5ce <DIO_VSet_port_Direction+0x7e>
		{
			switch(port)
     582:	c4 34       	cpi	r28, 0x44	; 68
     584:	09 f1       	breq	.+66     	; 0x5c8 <DIO_VSet_port_Direction+0x78>
     586:	c5 34       	cpi	r28, 0x45	; 69
     588:	40 f4       	brcc	.+16     	; 0x59a <DIO_VSet_port_Direction+0x4a>
     58a:	c2 34       	cpi	r28, 0x42	; 66
     58c:	b9 f0       	breq	.+46     	; 0x5bc <DIO_VSet_port_Direction+0x6c>
     58e:	c3 34       	cpi	r28, 0x43	; 67
     590:	c0 f4       	brcc	.+48     	; 0x5c2 <DIO_VSet_port_Direction+0x72>
     592:	c1 34       	cpi	r28, 0x41	; 65
     594:	09 f0       	breq	.+2      	; 0x598 <DIO_VSet_port_Direction+0x48>
     596:	4d c0       	rjmp	.+154    	; 0x632 <DIO_VSet_port_Direction+0xe2>
     598:	0e c0       	rjmp	.+28     	; 0x5b6 <DIO_VSet_port_Direction+0x66>
     59a:	c2 36       	cpi	r28, 0x62	; 98
     59c:	79 f0       	breq	.+30     	; 0x5bc <DIO_VSet_port_Direction+0x6c>
     59e:	c3 36       	cpi	r28, 0x63	; 99
     5a0:	20 f4       	brcc	.+8      	; 0x5aa <DIO_VSet_port_Direction+0x5a>
     5a2:	c1 36       	cpi	r28, 0x61	; 97
     5a4:	09 f0       	breq	.+2      	; 0x5a8 <DIO_VSet_port_Direction+0x58>
     5a6:	45 c0       	rjmp	.+138    	; 0x632 <DIO_VSet_port_Direction+0xe2>
     5a8:	06 c0       	rjmp	.+12     	; 0x5b6 <DIO_VSet_port_Direction+0x66>
     5aa:	c3 36       	cpi	r28, 0x63	; 99
     5ac:	51 f0       	breq	.+20     	; 0x5c2 <DIO_VSet_port_Direction+0x72>
     5ae:	c4 36       	cpi	r28, 0x64	; 100
     5b0:	09 f0       	breq	.+2      	; 0x5b4 <DIO_VSet_port_Direction+0x64>
     5b2:	3f c0       	rjmp	.+126    	; 0x632 <DIO_VSet_port_Direction+0xe2>
     5b4:	09 c0       	rjmp	.+18     	; 0x5c8 <DIO_VSet_port_Direction+0x78>
			{
				case'a':
				case'A':
				DDRA_ = 0xff;
     5b6:	8f ef       	ldi	r24, 0xFF	; 255
     5b8:	8a bb       	out	0x1a, r24	; 26
				break;
     5ba:	3b c0       	rjmp	.+118    	; 0x632 <DIO_VSet_port_Direction+0xe2>
				case 'b':
				case 'B':
				DDRB_ = 0xff;
     5bc:	8f ef       	ldi	r24, 0xFF	; 255
     5be:	87 bb       	out	0x17, r24	; 23
				break;
     5c0:	38 c0       	rjmp	.+112    	; 0x632 <DIO_VSet_port_Direction+0xe2>
				case 'C':
				case 'c':
				DDRC_ = 0xff;
     5c2:	8f ef       	ldi	r24, 0xFF	; 255
     5c4:	84 bb       	out	0x14, r24	; 20
				break;
     5c6:	35 c0       	rjmp	.+106    	; 0x632 <DIO_VSet_port_Direction+0xe2>
				case 'd':
				case 'D':
				DDRD_ = 0xff;
     5c8:	8f ef       	ldi	r24, 0xFF	; 255
     5ca:	81 bb       	out	0x11, r24	; 17
				break;
     5cc:	32 c0       	rjmp	.+100    	; 0x632 <DIO_VSet_port_Direction+0xe2>
			}
		}
	else if (((strcmp(dir, "INPUT")) == 0) || ((strcmp(dir, "input")) == 0))
     5ce:	c8 01       	movw	r24, r16
     5d0:	6e e6       	ldi	r22, 0x6E	; 110
     5d2:	70 e0       	ldi	r23, 0x00	; 0
     5d4:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     5d8:	28 2f       	mov	r18, r24
     5da:	39 2f       	mov	r19, r25
     5dc:	21 15       	cp	r18, r1
     5de:	31 05       	cpc	r19, r1
     5e0:	51 f0       	breq	.+20     	; 0x5f6 <DIO_VSet_port_Direction+0xa6>
     5e2:	c8 01       	movw	r24, r16
     5e4:	64 e7       	ldi	r22, 0x74	; 116
     5e6:	70 e0       	ldi	r23, 0x00	; 0
     5e8:	0e 94 4c 08 	call	0x1098	; 0x1098 <strcmp>
     5ec:	28 2f       	mov	r18, r24
     5ee:	39 2f       	mov	r19, r25
     5f0:	21 15       	cp	r18, r1
     5f2:	31 05       	cpc	r19, r1
     5f4:	f1 f4       	brne	.+60     	; 0x632 <DIO_VSet_port_Direction+0xe2>
	{
		switch(port)
     5f6:	c4 34       	cpi	r28, 0x44	; 68
     5f8:	d9 f0       	breq	.+54     	; 0x630 <DIO_VSet_port_Direction+0xe0>
     5fa:	c5 34       	cpi	r28, 0x45	; 69
     5fc:	38 f4       	brcc	.+14     	; 0x60c <DIO_VSet_port_Direction+0xbc>
     5fe:	c2 34       	cpi	r28, 0x42	; 66
     600:	99 f0       	breq	.+38     	; 0x628 <DIO_VSet_port_Direction+0xd8>
     602:	c3 34       	cpi	r28, 0x43	; 67
     604:	98 f4       	brcc	.+38     	; 0x62c <DIO_VSet_port_Direction+0xdc>
     606:	c1 34       	cpi	r28, 0x41	; 65
     608:	a1 f4       	brne	.+40     	; 0x632 <DIO_VSet_port_Direction+0xe2>
     60a:	0c c0       	rjmp	.+24     	; 0x624 <DIO_VSet_port_Direction+0xd4>
     60c:	c2 36       	cpi	r28, 0x62	; 98
     60e:	61 f0       	breq	.+24     	; 0x628 <DIO_VSet_port_Direction+0xd8>
     610:	c3 36       	cpi	r28, 0x63	; 99
     612:	18 f4       	brcc	.+6      	; 0x61a <DIO_VSet_port_Direction+0xca>
     614:	c1 36       	cpi	r28, 0x61	; 97
     616:	69 f4       	brne	.+26     	; 0x632 <DIO_VSet_port_Direction+0xe2>
     618:	05 c0       	rjmp	.+10     	; 0x624 <DIO_VSet_port_Direction+0xd4>
     61a:	c3 36       	cpi	r28, 0x63	; 99
     61c:	39 f0       	breq	.+14     	; 0x62c <DIO_VSet_port_Direction+0xdc>
     61e:	c4 36       	cpi	r28, 0x64	; 100
     620:	41 f4       	brne	.+16     	; 0x632 <DIO_VSet_port_Direction+0xe2>
     622:	06 c0       	rjmp	.+12     	; 0x630 <DIO_VSet_port_Direction+0xe0>
		{
			case'a':
			case'A':
			DDRA_ = 0;
     624:	1a ba       	out	0x1a, r1	; 26
			break;
     626:	05 c0       	rjmp	.+10     	; 0x632 <DIO_VSet_port_Direction+0xe2>
			case 'b':
			case 'B':
			DDRB_ = 0;
     628:	17 ba       	out	0x17, r1	; 23
			break;
     62a:	03 c0       	rjmp	.+6      	; 0x632 <DIO_VSet_port_Direction+0xe2>
			case 'C':
			case 'c':
			DDRC_ = 0;
     62c:	14 ba       	out	0x14, r1	; 20
			break;
     62e:	01 c0       	rjmp	.+2      	; 0x632 <DIO_VSet_port_Direction+0xe2>
			case 'd':
			case 'D':
			DDRD_ = 0;
     630:	11 ba       	out	0x11, r1	; 17
			break;
		}
	}
}
     632:	cf 91       	pop	r28
     634:	1f 91       	pop	r17
     636:	0f 91       	pop	r16
     638:	08 95       	ret

0000063a <DIO_VWrite_port>:

void DIO_VWrite_port(unsigned char port , unsigned char val)
{
		switch(port)
     63a:	84 34       	cpi	r24, 0x44	; 68
     63c:	d9 f0       	breq	.+54     	; 0x674 <DIO_VWrite_port+0x3a>
     63e:	85 34       	cpi	r24, 0x45	; 69
     640:	38 f4       	brcc	.+14     	; 0x650 <DIO_VWrite_port+0x16>
     642:	82 34       	cpi	r24, 0x42	; 66
     644:	99 f0       	breq	.+38     	; 0x66c <DIO_VWrite_port+0x32>
     646:	83 34       	cpi	r24, 0x43	; 67
     648:	98 f4       	brcc	.+38     	; 0x670 <DIO_VWrite_port+0x36>
     64a:	81 34       	cpi	r24, 0x41	; 65
     64c:	a1 f4       	brne	.+40     	; 0x676 <DIO_VWrite_port+0x3c>
     64e:	0c c0       	rjmp	.+24     	; 0x668 <DIO_VWrite_port+0x2e>
     650:	82 36       	cpi	r24, 0x62	; 98
     652:	61 f0       	breq	.+24     	; 0x66c <DIO_VWrite_port+0x32>
     654:	83 36       	cpi	r24, 0x63	; 99
     656:	18 f4       	brcc	.+6      	; 0x65e <DIO_VWrite_port+0x24>
     658:	81 36       	cpi	r24, 0x61	; 97
     65a:	69 f4       	brne	.+26     	; 0x676 <DIO_VWrite_port+0x3c>
     65c:	05 c0       	rjmp	.+10     	; 0x668 <DIO_VWrite_port+0x2e>
     65e:	83 36       	cpi	r24, 0x63	; 99
     660:	39 f0       	breq	.+14     	; 0x670 <DIO_VWrite_port+0x36>
     662:	84 36       	cpi	r24, 0x64	; 100
     664:	41 f4       	brne	.+16     	; 0x676 <DIO_VWrite_port+0x3c>
     666:	06 c0       	rjmp	.+12     	; 0x674 <DIO_VWrite_port+0x3a>
		{
			case'a':
			case'A':
			PORTA_ = val;
     668:	6b bb       	out	0x1b, r22	; 27
			break;
     66a:	08 95       	ret
			case 'b':
			case 'B':
			PORTB_ = val;
     66c:	68 bb       	out	0x18, r22	; 24
			break;
     66e:	08 95       	ret
			case 'C':
			case 'c':
			PORTC_ = val;
     670:	65 bb       	out	0x15, r22	; 21
			break;
     672:	08 95       	ret
			case 'd':
			case 'D':
			PORTD_ = val;
     674:	62 bb       	out	0x12, r22	; 18
     676:	08 95       	ret

00000678 <DIO_U8Read_port>:
}


unsigned char DIO_U8Read_port(unsigned char port)
{
	switch(port)
     678:	84 34       	cpi	r24, 0x44	; 68
     67a:	d9 f0       	breq	.+54     	; 0x6b2 <DIO_U8Read_port+0x3a>
     67c:	85 34       	cpi	r24, 0x45	; 69
     67e:	38 f4       	brcc	.+14     	; 0x68e <DIO_U8Read_port+0x16>
     680:	82 34       	cpi	r24, 0x42	; 66
     682:	99 f0       	breq	.+38     	; 0x6aa <DIO_U8Read_port+0x32>
     684:	83 34       	cpi	r24, 0x43	; 67
     686:	98 f4       	brcc	.+38     	; 0x6ae <DIO_U8Read_port+0x36>
     688:	81 34       	cpi	r24, 0x41	; 65
     68a:	a9 f4       	brne	.+42     	; 0x6b6 <DIO_U8Read_port+0x3e>
     68c:	0c c0       	rjmp	.+24     	; 0x6a6 <DIO_U8Read_port+0x2e>
     68e:	82 36       	cpi	r24, 0x62	; 98
     690:	61 f0       	breq	.+24     	; 0x6aa <DIO_U8Read_port+0x32>
     692:	83 36       	cpi	r24, 0x63	; 99
     694:	18 f4       	brcc	.+6      	; 0x69c <DIO_U8Read_port+0x24>
     696:	81 36       	cpi	r24, 0x61	; 97
     698:	71 f4       	brne	.+28     	; 0x6b6 <DIO_U8Read_port+0x3e>
     69a:	05 c0       	rjmp	.+10     	; 0x6a6 <DIO_U8Read_port+0x2e>
     69c:	83 36       	cpi	r24, 0x63	; 99
     69e:	39 f0       	breq	.+14     	; 0x6ae <DIO_U8Read_port+0x36>
     6a0:	84 36       	cpi	r24, 0x64	; 100
     6a2:	49 f4       	brne	.+18     	; 0x6b6 <DIO_U8Read_port+0x3e>
     6a4:	06 c0       	rjmp	.+12     	; 0x6b2 <DIO_U8Read_port+0x3a>
	{
		case'a':
		case'A':
			return PINA_ ;
     6a6:	89 b3       	in	r24, 0x19	; 25
     6a8:	08 95       	ret
			break;
		case 'b':
		case 'B':
			return PINB_;
     6aa:	86 b3       	in	r24, 0x16	; 22
     6ac:	08 95       	ret
			break;
		case 'C':
		case 'c':
			return PINC_;
     6ae:	83 b3       	in	r24, 0x13	; 19
     6b0:	08 95       	ret
			break;
		case 'd':
		case 'D':
			return PIND_;
     6b2:	80 b3       	in	r24, 0x10	; 16
     6b4:	08 95       	ret
			break;
	}
}
     6b6:	08 95       	ret

000006b8 <DIO_VToggle_port>:


void DIO_VToggle_port(unsigned char port)

{
	switch(port)
     6b8:	84 34       	cpi	r24, 0x44	; 68
     6ba:	09 f1       	breq	.+66     	; 0x6fe <DIO_VToggle_port+0x46>
     6bc:	85 34       	cpi	r24, 0x45	; 69
     6be:	38 f4       	brcc	.+14     	; 0x6ce <DIO_VToggle_port+0x16>
     6c0:	82 34       	cpi	r24, 0x42	; 66
     6c2:	a9 f0       	breq	.+42     	; 0x6ee <DIO_VToggle_port+0x36>
     6c4:	83 34       	cpi	r24, 0x43	; 67
     6c6:	b8 f4       	brcc	.+46     	; 0x6f6 <DIO_VToggle_port+0x3e>
     6c8:	81 34       	cpi	r24, 0x41	; 65
     6ca:	e1 f4       	brne	.+56     	; 0x704 <DIO_VToggle_port+0x4c>
     6cc:	0c c0       	rjmp	.+24     	; 0x6e6 <DIO_VToggle_port+0x2e>
     6ce:	82 36       	cpi	r24, 0x62	; 98
     6d0:	71 f0       	breq	.+28     	; 0x6ee <DIO_VToggle_port+0x36>
     6d2:	83 36       	cpi	r24, 0x63	; 99
     6d4:	18 f4       	brcc	.+6      	; 0x6dc <DIO_VToggle_port+0x24>
     6d6:	81 36       	cpi	r24, 0x61	; 97
     6d8:	a9 f4       	brne	.+42     	; 0x704 <DIO_VToggle_port+0x4c>
     6da:	05 c0       	rjmp	.+10     	; 0x6e6 <DIO_VToggle_port+0x2e>
     6dc:	83 36       	cpi	r24, 0x63	; 99
     6de:	59 f0       	breq	.+22     	; 0x6f6 <DIO_VToggle_port+0x3e>
     6e0:	84 36       	cpi	r24, 0x64	; 100
     6e2:	81 f4       	brne	.+32     	; 0x704 <DIO_VToggle_port+0x4c>
     6e4:	0c c0       	rjmp	.+24     	; 0x6fe <DIO_VToggle_port+0x46>
	{
		case'a':
		case'A':
			return PORTA_ ^= (0xff);
     6e6:	8b b3       	in	r24, 0x1b	; 27
     6e8:	80 95       	com	r24
     6ea:	8b bb       	out	0x1b, r24	; 27
     6ec:	08 95       	ret
			break;
		case 'b':
		case 'B':
			return PORTB_ ^= (0xff);
     6ee:	88 b3       	in	r24, 0x18	; 24
     6f0:	80 95       	com	r24
     6f2:	88 bb       	out	0x18, r24	; 24
     6f4:	08 95       	ret
			break;
		case 'C':
		case 'c':
			return PORTC_ ^= (0xff);
     6f6:	85 b3       	in	r24, 0x15	; 21
     6f8:	80 95       	com	r24
     6fa:	85 bb       	out	0x15, r24	; 21
     6fc:	08 95       	ret
			break;
		case 'd':
		case 'D':
			return PORTD_ ^= (0xff);
     6fe:	82 b3       	in	r24, 0x12	; 18
     700:	80 95       	com	r24
     702:	82 bb       	out	0x12, r24	; 18
     704:	08 95       	ret

00000706 <Dio_connect_pullup>:


void Dio_connect_pullup(unsigned char port , unsigned char pin_numb , unsigned char state)
{
// by default the PUD of SFIOR is set to low which means the pull-up is enabled
	switch(port)
     706:	84 34       	cpi	r24, 0x44	; 68
     708:	09 f4       	brne	.+2      	; 0x70c <Dio_connect_pullup+0x6>
     70a:	71 c0       	rjmp	.+226    	; 0x7ee <Dio_connect_pullup+0xe8>
     70c:	85 34       	cpi	r24, 0x45	; 69
     70e:	48 f4       	brcc	.+18     	; 0x722 <Dio_connect_pullup+0x1c>
     710:	82 34       	cpi	r24, 0x42	; 66
     712:	99 f1       	breq	.+102    	; 0x77a <Dio_connect_pullup+0x74>
     714:	83 34       	cpi	r24, 0x43	; 67
     716:	08 f0       	brcs	.+2      	; 0x71a <Dio_connect_pullup+0x14>
     718:	4d c0       	rjmp	.+154    	; 0x7b4 <Dio_connect_pullup+0xae>
     71a:	81 34       	cpi	r24, 0x41	; 65
     71c:	09 f0       	breq	.+2      	; 0x720 <Dio_connect_pullup+0x1a>
     71e:	83 c0       	rjmp	.+262    	; 0x826 <Dio_connect_pullup+0x120>
     720:	0f c0       	rjmp	.+30     	; 0x740 <Dio_connect_pullup+0x3a>
     722:	82 36       	cpi	r24, 0x62	; 98
     724:	51 f1       	breq	.+84     	; 0x77a <Dio_connect_pullup+0x74>
     726:	83 36       	cpi	r24, 0x63	; 99
     728:	20 f4       	brcc	.+8      	; 0x732 <Dio_connect_pullup+0x2c>
     72a:	81 36       	cpi	r24, 0x61	; 97
     72c:	09 f0       	breq	.+2      	; 0x730 <Dio_connect_pullup+0x2a>
     72e:	7b c0       	rjmp	.+246    	; 0x826 <Dio_connect_pullup+0x120>
     730:	07 c0       	rjmp	.+14     	; 0x740 <Dio_connect_pullup+0x3a>
     732:	83 36       	cpi	r24, 0x63	; 99
     734:	09 f4       	brne	.+2      	; 0x738 <Dio_connect_pullup+0x32>
     736:	3e c0       	rjmp	.+124    	; 0x7b4 <Dio_connect_pullup+0xae>
     738:	84 36       	cpi	r24, 0x64	; 100
     73a:	09 f0       	breq	.+2      	; 0x73e <Dio_connect_pullup+0x38>
     73c:	74 c0       	rjmp	.+232    	; 0x826 <Dio_connect_pullup+0x120>
     73e:	57 c0       	rjmp	.+174    	; 0x7ee <Dio_connect_pullup+0xe8>
	{
		case 'A':
		case 'a':			
			(state == 1) ?  (SET_BIT(PORTA_ , pin_numb),0) : (CLEAR_BIT(PORTA_,pin_numb),0);
     740:	41 30       	cpi	r20, 0x01	; 1
     742:	69 f4       	brne	.+26     	; 0x75e <Dio_connect_pullup+0x58>
     744:	2b b3       	in	r18, 0x1b	; 27
     746:	81 e0       	ldi	r24, 0x01	; 1
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	ac 01       	movw	r20, r24
     74c:	02 c0       	rjmp	.+4      	; 0x752 <Dio_connect_pullup+0x4c>
     74e:	44 0f       	add	r20, r20
     750:	55 1f       	adc	r21, r21
     752:	6a 95       	dec	r22
     754:	e2 f7       	brpl	.-8      	; 0x74e <Dio_connect_pullup+0x48>
     756:	ba 01       	movw	r22, r20
     758:	62 2b       	or	r22, r18
     75a:	6b bb       	out	0x1b, r22	; 27
     75c:	08 95       	ret
     75e:	2b b3       	in	r18, 0x1b	; 27
     760:	81 e0       	ldi	r24, 0x01	; 1
     762:	90 e0       	ldi	r25, 0x00	; 0
     764:	ac 01       	movw	r20, r24
     766:	02 c0       	rjmp	.+4      	; 0x76c <Dio_connect_pullup+0x66>
     768:	44 0f       	add	r20, r20
     76a:	55 1f       	adc	r21, r21
     76c:	6a 95       	dec	r22
     76e:	e2 f7       	brpl	.-8      	; 0x768 <Dio_connect_pullup+0x62>
     770:	ba 01       	movw	r22, r20
     772:	60 95       	com	r22
     774:	62 23       	and	r22, r18
     776:	6b bb       	out	0x1b, r22	; 27
     778:	08 95       	ret
			break;
		case 'B':
		case 'b':
			(state == 1) ?  (SET_BIT(PORTB_ , pin_numb),0) : (CLEAR_BIT(PORTB_,pin_numb),0);
     77a:	41 30       	cpi	r20, 0x01	; 1
     77c:	69 f4       	brne	.+26     	; 0x798 <Dio_connect_pullup+0x92>
     77e:	28 b3       	in	r18, 0x18	; 24
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	ac 01       	movw	r20, r24
     786:	02 c0       	rjmp	.+4      	; 0x78c <Dio_connect_pullup+0x86>
     788:	44 0f       	add	r20, r20
     78a:	55 1f       	adc	r21, r21
     78c:	6a 95       	dec	r22
     78e:	e2 f7       	brpl	.-8      	; 0x788 <Dio_connect_pullup+0x82>
     790:	ba 01       	movw	r22, r20
     792:	62 2b       	or	r22, r18
     794:	68 bb       	out	0x18, r22	; 24
     796:	08 95       	ret
     798:	28 b3       	in	r18, 0x18	; 24
     79a:	81 e0       	ldi	r24, 0x01	; 1
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	ac 01       	movw	r20, r24
     7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <Dio_connect_pullup+0xa0>
     7a2:	44 0f       	add	r20, r20
     7a4:	55 1f       	adc	r21, r21
     7a6:	6a 95       	dec	r22
     7a8:	e2 f7       	brpl	.-8      	; 0x7a2 <Dio_connect_pullup+0x9c>
     7aa:	ba 01       	movw	r22, r20
     7ac:	60 95       	com	r22
     7ae:	62 23       	and	r22, r18
     7b0:	68 bb       	out	0x18, r22	; 24
     7b2:	08 95       	ret
			break;
		case 'C':
		case 'c':
			(state == 1) ?  (SET_BIT(PORTC_ , pin_numb),0) : (CLEAR_BIT(PORTC_,pin_numb),0);
     7b4:	41 30       	cpi	r20, 0x01	; 1
     7b6:	69 f4       	brne	.+26     	; 0x7d2 <Dio_connect_pullup+0xcc>
     7b8:	25 b3       	in	r18, 0x15	; 21
     7ba:	81 e0       	ldi	r24, 0x01	; 1
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	ac 01       	movw	r20, r24
     7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <Dio_connect_pullup+0xc0>
     7c2:	44 0f       	add	r20, r20
     7c4:	55 1f       	adc	r21, r21
     7c6:	6a 95       	dec	r22
     7c8:	e2 f7       	brpl	.-8      	; 0x7c2 <Dio_connect_pullup+0xbc>
     7ca:	ba 01       	movw	r22, r20
     7cc:	62 2b       	or	r22, r18
     7ce:	65 bb       	out	0x15, r22	; 21
     7d0:	08 95       	ret
     7d2:	25 b3       	in	r18, 0x15	; 21
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	ac 01       	movw	r20, r24
     7da:	02 c0       	rjmp	.+4      	; 0x7e0 <Dio_connect_pullup+0xda>
     7dc:	44 0f       	add	r20, r20
     7de:	55 1f       	adc	r21, r21
     7e0:	6a 95       	dec	r22
     7e2:	e2 f7       	brpl	.-8      	; 0x7dc <Dio_connect_pullup+0xd6>
     7e4:	ba 01       	movw	r22, r20
     7e6:	60 95       	com	r22
     7e8:	62 23       	and	r22, r18
     7ea:	65 bb       	out	0x15, r22	; 21
     7ec:	08 95       	ret
			break;
		case 'D':
		case 'd':
			(state == 1) ?  (SET_BIT(PORTD_ , pin_numb),0) : (CLEAR_BIT(PORTD_,pin_numb),0);
     7ee:	41 30       	cpi	r20, 0x01	; 1
     7f0:	69 f4       	brne	.+26     	; 0x80c <Dio_connect_pullup+0x106>
     7f2:	22 b3       	in	r18, 0x12	; 18
     7f4:	81 e0       	ldi	r24, 0x01	; 1
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	ac 01       	movw	r20, r24
     7fa:	02 c0       	rjmp	.+4      	; 0x800 <Dio_connect_pullup+0xfa>
     7fc:	44 0f       	add	r20, r20
     7fe:	55 1f       	adc	r21, r21
     800:	6a 95       	dec	r22
     802:	e2 f7       	brpl	.-8      	; 0x7fc <Dio_connect_pullup+0xf6>
     804:	ba 01       	movw	r22, r20
     806:	62 2b       	or	r22, r18
     808:	62 bb       	out	0x12, r22	; 18
     80a:	08 95       	ret
     80c:	22 b3       	in	r18, 0x12	; 18
     80e:	81 e0       	ldi	r24, 0x01	; 1
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	ac 01       	movw	r20, r24
     814:	02 c0       	rjmp	.+4      	; 0x81a <Dio_connect_pullup+0x114>
     816:	44 0f       	add	r20, r20
     818:	55 1f       	adc	r21, r21
     81a:	6a 95       	dec	r22
     81c:	e2 f7       	brpl	.-8      	; 0x816 <Dio_connect_pullup+0x110>
     81e:	ba 01       	movw	r22, r20
     820:	60 95       	com	r22
     822:	62 23       	and	r22, r18
     824:	62 bb       	out	0x12, r22	; 18
     826:	08 95       	ret

00000828 <Dio_Write_lowNibble2>:
}
}


void Dio_Write_lowNibble2(unsigned char port , unsigned char val )
{
     828:	ef 92       	push	r14
     82a:	ff 92       	push	r15
     82c:	1f 93       	push	r17
     82e:	cf 93       	push	r28
     830:	df 93       	push	r29
     832:	00 d0       	rcall	.+0      	; 0x834 <Dio_Write_lowNibble2+0xc>
     834:	00 d0       	rcall	.+0      	; 0x836 <Dio_Write_lowNibble2+0xe>
     836:	cd b7       	in	r28, 0x3d	; 61
     838:	de b7       	in	r29, 0x3e	; 62
     83a:	18 2f       	mov	r17, r24
	const char *bit_as_string[] = {"0", "1"};
     83c:	8e e8       	ldi	r24, 0x8E	; 142
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	9a 83       	std	Y+2, r25	; 0x02
     842:	89 83       	std	Y+1, r24	; 0x01
     844:	84 e8       	ldi	r24, 0x84	; 132
     846:	90 e0       	ldi	r25, 0x00	; 0
     848:	9c 83       	std	Y+4, r25	; 0x04
     84a:	8b 83       	std	Y+3, r24	; 0x03
	DIO_vwrite(port , 0 , bit_as_string[READ_BIT(val,0)]);
     84c:	e6 2e       	mov	r14, r22
     84e:	ff 24       	eor	r15, r15
     850:	f7 01       	movw	r30, r14
     852:	e1 70       	andi	r30, 0x01	; 1
     854:	f0 70       	andi	r31, 0x00	; 0
     856:	ee 0f       	add	r30, r30
     858:	ff 1f       	adc	r31, r31
     85a:	81 e0       	ldi	r24, 0x01	; 1
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	8c 0f       	add	r24, r28
     860:	9d 1f       	adc	r25, r29
     862:	e8 0f       	add	r30, r24
     864:	f9 1f       	adc	r31, r25
     866:	40 81       	ld	r20, Z
     868:	51 81       	ldd	r21, Z+1	; 0x01
     86a:	81 2f       	mov	r24, r17
     86c:	60 e0       	ldi	r22, 0x00	; 0
     86e:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	DIO_vwrite(port , 1 , bit_as_string[READ_BIT(val,1)]);
     872:	f7 01       	movw	r30, r14
     874:	e2 70       	andi	r30, 0x02	; 2
     876:	f0 70       	andi	r31, 0x00	; 0
     878:	81 e0       	ldi	r24, 0x01	; 1
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	8c 0f       	add	r24, r28
     87e:	9d 1f       	adc	r25, r29
     880:	e8 0f       	add	r30, r24
     882:	f9 1f       	adc	r31, r25
     884:	40 81       	ld	r20, Z
     886:	51 81       	ldd	r21, Z+1	; 0x01
     888:	81 2f       	mov	r24, r17
     88a:	61 e0       	ldi	r22, 0x01	; 1
     88c:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	DIO_vwrite(port , 2 , bit_as_string[READ_BIT(val,2)]);
     890:	f7 01       	movw	r30, r14
     892:	e4 70       	andi	r30, 0x04	; 4
     894:	f0 70       	andi	r31, 0x00	; 0
     896:	f5 95       	asr	r31
     898:	e7 95       	ror	r30
     89a:	f5 95       	asr	r31
     89c:	e7 95       	ror	r30
     89e:	ee 0f       	add	r30, r30
     8a0:	ff 1f       	adc	r31, r31
     8a2:	81 e0       	ldi	r24, 0x01	; 1
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	8c 0f       	add	r24, r28
     8a8:	9d 1f       	adc	r25, r29
     8aa:	e8 0f       	add	r30, r24
     8ac:	f9 1f       	adc	r31, r25
     8ae:	40 81       	ld	r20, Z
     8b0:	51 81       	ldd	r21, Z+1	; 0x01
     8b2:	81 2f       	mov	r24, r17
     8b4:	62 e0       	ldi	r22, 0x02	; 2
     8b6:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	DIO_vwrite(port , 3 , bit_as_string[READ_BIT(val,3)]);
     8ba:	98 e0       	ldi	r25, 0x08	; 8
     8bc:	e9 22       	and	r14, r25
     8be:	ff 24       	eor	r15, r15
     8c0:	f7 01       	movw	r30, r14
     8c2:	f5 95       	asr	r31
     8c4:	e7 95       	ror	r30
     8c6:	f5 95       	asr	r31
     8c8:	e7 95       	ror	r30
     8ca:	f5 95       	asr	r31
     8cc:	e7 95       	ror	r30
     8ce:	ee 0f       	add	r30, r30
     8d0:	ff 1f       	adc	r31, r31
     8d2:	81 e0       	ldi	r24, 0x01	; 1
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	8c 0f       	add	r24, r28
     8d8:	9d 1f       	adc	r25, r29
     8da:	e8 0f       	add	r30, r24
     8dc:	f9 1f       	adc	r31, r25
     8de:	40 81       	ld	r20, Z
     8e0:	51 81       	ldd	r21, Z+1	; 0x01
     8e2:	81 2f       	mov	r24, r17
     8e4:	63 e0       	ldi	r22, 0x03	; 3
     8e6:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
}
     8ea:	0f 90       	pop	r0
     8ec:	0f 90       	pop	r0
     8ee:	0f 90       	pop	r0
     8f0:	0f 90       	pop	r0
     8f2:	df 91       	pop	r29
     8f4:	cf 91       	pop	r28
     8f6:	1f 91       	pop	r17
     8f8:	ff 90       	pop	r15
     8fa:	ef 90       	pop	r14
     8fc:	08 95       	ret

000008fe <Dio_Write_highNibble2>:

void Dio_Write_highNibble2(unsigned char port , unsigned char val )
{
     8fe:	ef 92       	push	r14
     900:	ff 92       	push	r15
     902:	1f 93       	push	r17
     904:	cf 93       	push	r28
     906:	df 93       	push	r29
     908:	00 d0       	rcall	.+0      	; 0x90a <Dio_Write_highNibble2+0xc>
     90a:	00 d0       	rcall	.+0      	; 0x90c <Dio_Write_highNibble2+0xe>
     90c:	cd b7       	in	r28, 0x3d	; 61
     90e:	de b7       	in	r29, 0x3e	; 62
     910:	18 2f       	mov	r17, r24
	const char *bit_as_string[] = {"0", "1"};
     912:	8e e8       	ldi	r24, 0x8E	; 142
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	9a 83       	std	Y+2, r25	; 0x02
     918:	89 83       	std	Y+1, r24	; 0x01
     91a:	84 e8       	ldi	r24, 0x84	; 132
     91c:	90 e0       	ldi	r25, 0x00	; 0
     91e:	9c 83       	std	Y+4, r25	; 0x04
     920:	8b 83       	std	Y+3, r24	; 0x03
	DIO_vwrite(port , 4 , bit_as_string[READ_BIT(val,0)]);
     922:	e6 2e       	mov	r14, r22
     924:	ff 24       	eor	r15, r15
     926:	f7 01       	movw	r30, r14
     928:	e1 70       	andi	r30, 0x01	; 1
     92a:	f0 70       	andi	r31, 0x00	; 0
     92c:	ee 0f       	add	r30, r30
     92e:	ff 1f       	adc	r31, r31
     930:	81 e0       	ldi	r24, 0x01	; 1
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	8c 0f       	add	r24, r28
     936:	9d 1f       	adc	r25, r29
     938:	e8 0f       	add	r30, r24
     93a:	f9 1f       	adc	r31, r25
     93c:	40 81       	ld	r20, Z
     93e:	51 81       	ldd	r21, Z+1	; 0x01
     940:	81 2f       	mov	r24, r17
     942:	64 e0       	ldi	r22, 0x04	; 4
     944:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	DIO_vwrite(port , 5 , bit_as_string[READ_BIT(val,1)]);
     948:	f7 01       	movw	r30, r14
     94a:	e2 70       	andi	r30, 0x02	; 2
     94c:	f0 70       	andi	r31, 0x00	; 0
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	8c 0f       	add	r24, r28
     954:	9d 1f       	adc	r25, r29
     956:	e8 0f       	add	r30, r24
     958:	f9 1f       	adc	r31, r25
     95a:	40 81       	ld	r20, Z
     95c:	51 81       	ldd	r21, Z+1	; 0x01
     95e:	81 2f       	mov	r24, r17
     960:	65 e0       	ldi	r22, 0x05	; 5
     962:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	DIO_vwrite(port , 6 , bit_as_string[READ_BIT(val,2)]);
     966:	f7 01       	movw	r30, r14
     968:	e4 70       	andi	r30, 0x04	; 4
     96a:	f0 70       	andi	r31, 0x00	; 0
     96c:	f5 95       	asr	r31
     96e:	e7 95       	ror	r30
     970:	f5 95       	asr	r31
     972:	e7 95       	ror	r30
     974:	ee 0f       	add	r30, r30
     976:	ff 1f       	adc	r31, r31
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	90 e0       	ldi	r25, 0x00	; 0
     97c:	8c 0f       	add	r24, r28
     97e:	9d 1f       	adc	r25, r29
     980:	e8 0f       	add	r30, r24
     982:	f9 1f       	adc	r31, r25
     984:	40 81       	ld	r20, Z
     986:	51 81       	ldd	r21, Z+1	; 0x01
     988:	81 2f       	mov	r24, r17
     98a:	66 e0       	ldi	r22, 0x06	; 6
     98c:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	DIO_vwrite(port , 7 , bit_as_string[READ_BIT(val,3)]);
     990:	98 e0       	ldi	r25, 0x08	; 8
     992:	e9 22       	and	r14, r25
     994:	ff 24       	eor	r15, r15
     996:	f7 01       	movw	r30, r14
     998:	f5 95       	asr	r31
     99a:	e7 95       	ror	r30
     99c:	f5 95       	asr	r31
     99e:	e7 95       	ror	r30
     9a0:	f5 95       	asr	r31
     9a2:	e7 95       	ror	r30
     9a4:	ee 0f       	add	r30, r30
     9a6:	ff 1f       	adc	r31, r31
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	8c 0f       	add	r24, r28
     9ae:	9d 1f       	adc	r25, r29
     9b0:	e8 0f       	add	r30, r24
     9b2:	f9 1f       	adc	r31, r25
     9b4:	40 81       	ld	r20, Z
     9b6:	51 81       	ldd	r21, Z+1	; 0x01
     9b8:	81 2f       	mov	r24, r17
     9ba:	67 e0       	ldi	r22, 0x07	; 7
     9bc:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
}
     9c0:	0f 90       	pop	r0
     9c2:	0f 90       	pop	r0
     9c4:	0f 90       	pop	r0
     9c6:	0f 90       	pop	r0
     9c8:	df 91       	pop	r29
     9ca:	cf 91       	pop	r28
     9cc:	1f 91       	pop	r17
     9ce:	ff 90       	pop	r15
     9d0:	ef 90       	pop	r14
     9d2:	08 95       	ret

000009d4 <Dio_Write_lowNibble>:
void Dio_Write_lowNibble(unsigned char port, unsigned char val)
{
	val &= 0x0F;  // Keep only lower nibble
     9d4:	6f 70       	andi	r22, 0x0F	; 15

	switch (port)
     9d6:	84 34       	cpi	r24, 0x44	; 68
     9d8:	51 f1       	breq	.+84     	; 0xa2e <Dio_Write_lowNibble+0x5a>
     9da:	85 34       	cpi	r24, 0x45	; 69
     9dc:	38 f4       	brcc	.+14     	; 0x9ec <Dio_Write_lowNibble+0x18>
     9de:	82 34       	cpi	r24, 0x42	; 66
     9e0:	c1 f0       	breq	.+48     	; 0xa12 <Dio_Write_lowNibble+0x3e>
     9e2:	83 34       	cpi	r24, 0x43	; 67
     9e4:	e8 f4       	brcc	.+58     	; 0xa20 <Dio_Write_lowNibble+0x4c>
     9e6:	81 34       	cpi	r24, 0x41	; 65
     9e8:	41 f5       	brne	.+80     	; 0xa3a <Dio_Write_lowNibble+0x66>
     9ea:	0c c0       	rjmp	.+24     	; 0xa04 <Dio_Write_lowNibble+0x30>
     9ec:	82 36       	cpi	r24, 0x62	; 98
     9ee:	89 f0       	breq	.+34     	; 0xa12 <Dio_Write_lowNibble+0x3e>
     9f0:	83 36       	cpi	r24, 0x63	; 99
     9f2:	18 f4       	brcc	.+6      	; 0x9fa <Dio_Write_lowNibble+0x26>
     9f4:	81 36       	cpi	r24, 0x61	; 97
     9f6:	09 f5       	brne	.+66     	; 0xa3a <Dio_Write_lowNibble+0x66>
     9f8:	05 c0       	rjmp	.+10     	; 0xa04 <Dio_Write_lowNibble+0x30>
     9fa:	83 36       	cpi	r24, 0x63	; 99
     9fc:	89 f0       	breq	.+34     	; 0xa20 <Dio_Write_lowNibble+0x4c>
     9fe:	84 36       	cpi	r24, 0x64	; 100
     a00:	e1 f4       	brne	.+56     	; 0xa3a <Dio_Write_lowNibble+0x66>
     a02:	15 c0       	rjmp	.+42     	; 0xa2e <Dio_Write_lowNibble+0x5a>
	{
		case 'A':
		case 'a':
		PORTA_ &= 0xF0;  // Clear low nibble (keep high nibble)
     a04:	8b b3       	in	r24, 0x1b	; 27
     a06:	80 7f       	andi	r24, 0xF0	; 240
     a08:	8b bb       	out	0x1b, r24	; 27
		PORTA_ |= val;   // Set new low nibble
     a0a:	8b b3       	in	r24, 0x1b	; 27
     a0c:	68 2b       	or	r22, r24
     a0e:	6b bb       	out	0x1b, r22	; 27
		break;
     a10:	08 95       	ret
		case 'B':
		case 'b':
		PORTB_ &= 0xF0;
     a12:	88 b3       	in	r24, 0x18	; 24
     a14:	80 7f       	andi	r24, 0xF0	; 240
     a16:	88 bb       	out	0x18, r24	; 24
		PORTB_ |= val;
     a18:	88 b3       	in	r24, 0x18	; 24
     a1a:	68 2b       	or	r22, r24
     a1c:	68 bb       	out	0x18, r22	; 24
		break;
     a1e:	08 95       	ret
		case 'C':
		case 'c':
		PORTC_ &= 0xF0;
     a20:	85 b3       	in	r24, 0x15	; 21
     a22:	80 7f       	andi	r24, 0xF0	; 240
     a24:	85 bb       	out	0x15, r24	; 21
		PORTC_ |= val;
     a26:	85 b3       	in	r24, 0x15	; 21
     a28:	68 2b       	or	r22, r24
     a2a:	65 bb       	out	0x15, r22	; 21
		break;
     a2c:	08 95       	ret
		case 'D':
		case 'd':
		PORTD_ &= 0xF0;
     a2e:	82 b3       	in	r24, 0x12	; 18
     a30:	80 7f       	andi	r24, 0xF0	; 240
     a32:	82 bb       	out	0x12, r24	; 18
		PORTD_ |= val;
     a34:	82 b3       	in	r24, 0x12	; 18
     a36:	68 2b       	or	r22, r24
     a38:	62 bb       	out	0x12, r22	; 18
     a3a:	08 95       	ret

00000a3c <Dio_Write_highNibble>:


void Dio_Write_highNibble(unsigned char port, unsigned char val)
{
	val &= 0x0F;      // Mask the lower nibble (D0D3)
	val <<= 4;        // Shift to high nibble position (D4D7)
     a3c:	62 95       	swap	r22
     a3e:	60 7f       	andi	r22, 0xF0	; 240

	switch (port)
     a40:	84 34       	cpi	r24, 0x44	; 68
     a42:	51 f1       	breq	.+84     	; 0xa98 <Dio_Write_highNibble+0x5c>
     a44:	85 34       	cpi	r24, 0x45	; 69
     a46:	38 f4       	brcc	.+14     	; 0xa56 <Dio_Write_highNibble+0x1a>
     a48:	82 34       	cpi	r24, 0x42	; 66
     a4a:	c1 f0       	breq	.+48     	; 0xa7c <Dio_Write_highNibble+0x40>
     a4c:	83 34       	cpi	r24, 0x43	; 67
     a4e:	e8 f4       	brcc	.+58     	; 0xa8a <Dio_Write_highNibble+0x4e>
     a50:	81 34       	cpi	r24, 0x41	; 65
     a52:	41 f5       	brne	.+80     	; 0xaa4 <Dio_Write_highNibble+0x68>
     a54:	0c c0       	rjmp	.+24     	; 0xa6e <Dio_Write_highNibble+0x32>
     a56:	82 36       	cpi	r24, 0x62	; 98
     a58:	89 f0       	breq	.+34     	; 0xa7c <Dio_Write_highNibble+0x40>
     a5a:	83 36       	cpi	r24, 0x63	; 99
     a5c:	18 f4       	brcc	.+6      	; 0xa64 <Dio_Write_highNibble+0x28>
     a5e:	81 36       	cpi	r24, 0x61	; 97
     a60:	09 f5       	brne	.+66     	; 0xaa4 <Dio_Write_highNibble+0x68>
     a62:	05 c0       	rjmp	.+10     	; 0xa6e <Dio_Write_highNibble+0x32>
     a64:	83 36       	cpi	r24, 0x63	; 99
     a66:	89 f0       	breq	.+34     	; 0xa8a <Dio_Write_highNibble+0x4e>
     a68:	84 36       	cpi	r24, 0x64	; 100
     a6a:	e1 f4       	brne	.+56     	; 0xaa4 <Dio_Write_highNibble+0x68>
     a6c:	15 c0       	rjmp	.+42     	; 0xa98 <Dio_Write_highNibble+0x5c>
	{
		case 'A':
		case 'a':
		PORTA_ &= 0x0F;  // Clear high nibble (keep low nibble)
     a6e:	8b b3       	in	r24, 0x1b	; 27
     a70:	8f 70       	andi	r24, 0x0F	; 15
     a72:	8b bb       	out	0x1b, r24	; 27
		PORTA_ |= val;   // Set new high nibble
     a74:	8b b3       	in	r24, 0x1b	; 27
     a76:	68 2b       	or	r22, r24
     a78:	6b bb       	out	0x1b, r22	; 27
		break;
     a7a:	08 95       	ret
		case 'B':
		case 'b':
		PORTB_ &= 0x0F;
     a7c:	88 b3       	in	r24, 0x18	; 24
     a7e:	8f 70       	andi	r24, 0x0F	; 15
     a80:	88 bb       	out	0x18, r24	; 24
		PORTB_ |= val;
     a82:	88 b3       	in	r24, 0x18	; 24
     a84:	68 2b       	or	r22, r24
     a86:	68 bb       	out	0x18, r22	; 24
		break;
     a88:	08 95       	ret
		case 'C':
		case 'c':
		PORTC_ &= 0x0F;
     a8a:	85 b3       	in	r24, 0x15	; 21
     a8c:	8f 70       	andi	r24, 0x0F	; 15
     a8e:	85 bb       	out	0x15, r24	; 21
		PORTC_ |= val;
     a90:	85 b3       	in	r24, 0x15	; 21
     a92:	68 2b       	or	r22, r24
     a94:	65 bb       	out	0x15, r22	; 21
		break;
     a96:	08 95       	ret
		case 'D':
		case 'd':
		PORTD_ &= 0x0F;
     a98:	82 b3       	in	r24, 0x12	; 18
     a9a:	8f 70       	andi	r24, 0x0F	; 15
     a9c:	82 bb       	out	0x12, r24	; 18
		PORTD_ |= val;
     a9e:	82 b3       	in	r24, 0x12	; 18
     aa0:	68 2b       	or	r22, r24
     aa2:	62 bb       	out	0x12, r22	; 18
     aa4:	08 95       	ret

00000aa6 <Dio_Set_lowNibble>:
		break;
	}
}

void Dio_Set_lowNibble(unsigned char port)
{
     aa6:	1f 93       	push	r17
     aa8:	cf 93       	push	r28
     aaa:	df 93       	push	r29
     aac:	18 2f       	mov	r17, r24
	Dio_VSet_pin_Dir(port , 0,"OUTPUT");
     aae:	c0 e6       	ldi	r28, 0x60	; 96
     ab0:	d0 e0       	ldi	r29, 0x00	; 0
     ab2:	60 e0       	ldi	r22, 0x00	; 0
     ab4:	ae 01       	movw	r20, r28
     ab6:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(port , 1,"OUTPUT");
     aba:	81 2f       	mov	r24, r17
     abc:	61 e0       	ldi	r22, 0x01	; 1
     abe:	ae 01       	movw	r20, r28
     ac0:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(port , 2,"OUTPUT");
     ac4:	81 2f       	mov	r24, r17
     ac6:	62 e0       	ldi	r22, 0x02	; 2
     ac8:	ae 01       	movw	r20, r28
     aca:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(port , 3,"OUTPUT");
     ace:	81 2f       	mov	r24, r17
     ad0:	63 e0       	ldi	r22, 0x03	; 3
     ad2:	ae 01       	movw	r20, r28
     ad4:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
}
     ad8:	df 91       	pop	r29
     ada:	cf 91       	pop	r28
     adc:	1f 91       	pop	r17
     ade:	08 95       	ret

00000ae0 <Dio_Set_highNibble>:

void Dio_Set_highNibble(unsigned char port)
{
     ae0:	1f 93       	push	r17
     ae2:	cf 93       	push	r28
     ae4:	df 93       	push	r29
     ae6:	18 2f       	mov	r17, r24
	Dio_VSet_pin_Dir(port , 4,"OUTPUT");
     ae8:	c0 e6       	ldi	r28, 0x60	; 96
     aea:	d0 e0       	ldi	r29, 0x00	; 0
     aec:	64 e0       	ldi	r22, 0x04	; 4
     aee:	ae 01       	movw	r20, r28
     af0:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(port , 5,"OUTPUT");
     af4:	81 2f       	mov	r24, r17
     af6:	65 e0       	ldi	r22, 0x05	; 5
     af8:	ae 01       	movw	r20, r28
     afa:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(port , 6,"OUTPUT");
     afe:	81 2f       	mov	r24, r17
     b00:	66 e0       	ldi	r22, 0x06	; 6
     b02:	ae 01       	movw	r20, r28
     b04:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(port , 7,"OUTPUT");
     b08:	81 2f       	mov	r24, r17
     b0a:	67 e0       	ldi	r22, 0x07	; 7
     b0c:	ae 01       	movw	r20, r28
     b0e:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	1f 91       	pop	r17
     b18:	08 95       	ret

00000b1a <send_falling_edge>:
#endif
}

static void send_falling_edge(void)
{
	DIO_vwrite(LCD_control_port, EN, "high");
     b1a:	82 e4       	ldi	r24, 0x42	; 66
     b1c:	60 e0       	ldi	r22, 0x00	; 0
     b1e:	40 e9       	ldi	r20, 0x90	; 144
     b20:	50 e0       	ldi	r21, 0x00	; 0
     b22:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b26:	8f e9       	ldi	r24, 0x9F	; 159
     b28:	9f e0       	ldi	r25, 0x0F	; 15
     b2a:	01 97       	sbiw	r24, 0x01	; 1
     b2c:	f1 f7       	brne	.-4      	; 0xb2a <send_falling_edge+0x10>
     b2e:	00 c0       	rjmp	.+0      	; 0xb30 <send_falling_edge+0x16>
     b30:	00 00       	nop
	_delay_ms(2);
	DIO_vwrite(LCD_control_port, EN, "LOW");
     b32:	82 e4       	ldi	r24, 0x42	; 66
     b34:	60 e0       	ldi	r22, 0x00	; 0
     b36:	45 e9       	ldi	r20, 0x95	; 149
     b38:	50 e0       	ldi	r21, 0x00	; 0
     b3a:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
     b3e:	8f e9       	ldi	r24, 0x9F	; 159
     b40:	9f e0       	ldi	r25, 0x0F	; 15
     b42:	01 97       	sbiw	r24, 0x01	; 1
     b44:	f1 f7       	brne	.-4      	; 0xb42 <send_falling_edge+0x28>
     b46:	00 c0       	rjmp	.+0      	; 0xb48 <send_falling_edge+0x2e>
     b48:	00 00       	nop
	_delay_ms(2);
}
     b4a:	08 95       	ret

00000b4c <LCD_vSend_cmd>:

void LCD_vSend_cmd(char cmd)
{
     b4c:	1f 93       	push	r17
     b4e:	cf 93       	push	r28
     b50:	df 93       	push	r29
     b52:	18 2f       	mov	r17, r24
	DIO_VWrite_port(LCD_Data_port, cmd);
	DIO_vwrite(LCD_control_port, RS, "LOW");
	send_falling_edge();

#elif defined four_bits_mode
	Dio_Write_highNibble(LCD_Data_port, cmd >> 4);
     b54:	68 2f       	mov	r22, r24
     b56:	62 95       	swap	r22
     b58:	6f 70       	andi	r22, 0x0F	; 15
     b5a:	81 e4       	ldi	r24, 0x41	; 65
     b5c:	0e 94 1e 05 	call	0xa3c	; 0xa3c <Dio_Write_highNibble>
	DIO_vwrite(LCD_control_port, RS, "LOW");
     b60:	c5 e9       	ldi	r28, 0x95	; 149
     b62:	d0 e0       	ldi	r29, 0x00	; 0
     b64:	82 e4       	ldi	r24, 0x42	; 66
     b66:	61 e0       	ldi	r22, 0x01	; 1
     b68:	ae 01       	movw	r20, r28
     b6a:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	send_falling_edge();
     b6e:	0e 94 8d 05 	call	0xb1a	; 0xb1a <send_falling_edge>

	Dio_Write_highNibble(LCD_Data_port, cmd);
     b72:	81 e4       	ldi	r24, 0x41	; 65
     b74:	61 2f       	mov	r22, r17
     b76:	0e 94 1e 05 	call	0xa3c	; 0xa3c <Dio_Write_highNibble>
	DIO_vwrite(LCD_control_port, RS, "LOW");
     b7a:	82 e4       	ldi	r24, 0x42	; 66
     b7c:	61 e0       	ldi	r22, 0x01	; 1
     b7e:	ae 01       	movw	r20, r28
     b80:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	send_falling_edge();
     b84:	0e 94 8d 05 	call	0xb1a	; 0xb1a <send_falling_edge>
     b88:	8f ec       	ldi	r24, 0xCF	; 207
     b8a:	97 e0       	ldi	r25, 0x07	; 7
     b8c:	01 97       	sbiw	r24, 0x01	; 1
     b8e:	f1 f7       	brne	.-4      	; 0xb8c <LCD_vSend_cmd+0x40>
     b90:	00 c0       	rjmp	.+0      	; 0xb92 <LCD_vSend_cmd+0x46>
     b92:	00 00       	nop
#endif
	_delay_ms(1);
}
     b94:	df 91       	pop	r29
     b96:	cf 91       	pop	r28
     b98:	1f 91       	pop	r17
     b9a:	08 95       	ret

00000b9c <LCD_vInit>:
#include "LCD.h"
#define F_CPU 8000000UL 
#include <util/delay.h>

void LCD_vInit(void)
{
     b9c:	cf 93       	push	r28
     b9e:	df 93       	push	r29
     ba0:	8f ef       	ldi	r24, 0xFF	; 255
     ba2:	91 ee       	ldi	r25, 0xE1	; 225
     ba4:	a4 e0       	ldi	r26, 0x04	; 4
     ba6:	81 50       	subi	r24, 0x01	; 1
     ba8:	90 40       	sbci	r25, 0x00	; 0
     baa:	a0 40       	sbci	r26, 0x00	; 0
     bac:	e1 f7       	brne	.-8      	; 0xba6 <LCD_vInit+0xa>
     bae:	00 c0       	rjmp	.+0      	; 0xbb0 <LCD_vInit+0x14>
     bb0:	00 00       	nop
	_delay_ms(10);
	LCD_vSend_cmd(ENTRY_MODE); //entry mode
	_delay_ms(1); 

#elif defined four_bits_mode
	Dio_VSet_pin_Dir(LCD_Data_port, 4, "OUTPUT");
     bb2:	c9 e9       	ldi	r28, 0x99	; 153
     bb4:	d0 e0       	ldi	r29, 0x00	; 0
     bb6:	81 e4       	ldi	r24, 0x41	; 65
     bb8:	64 e0       	ldi	r22, 0x04	; 4
     bba:	ae 01       	movw	r20, r28
     bbc:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(LCD_Data_port, 5, "OUTPUT");
     bc0:	81 e4       	ldi	r24, 0x41	; 65
     bc2:	65 e0       	ldi	r22, 0x05	; 5
     bc4:	ae 01       	movw	r20, r28
     bc6:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(LCD_Data_port, 6, "OUTPUT");
     bca:	81 e4       	ldi	r24, 0x41	; 65
     bcc:	66 e0       	ldi	r22, 0x06	; 6
     bce:	ae 01       	movw	r20, r28
     bd0:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(LCD_Data_port, 7, "OUTPUT");
     bd4:	81 e4       	ldi	r24, 0x41	; 65
     bd6:	67 e0       	ldi	r22, 0x07	; 7
     bd8:	ae 01       	movw	r20, r28
     bda:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>

	Dio_VSet_pin_Dir(LCD_control_port, EN, "OUTPUT");
     bde:	82 e4       	ldi	r24, 0x42	; 66
     be0:	60 e0       	ldi	r22, 0x00	; 0
     be2:	ae 01       	movw	r20, r28
     be4:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(LCD_control_port, RW, "OUTPUT");
     be8:	82 e4       	ldi	r24, 0x42	; 66
     bea:	62 e0       	ldi	r22, 0x02	; 2
     bec:	ae 01       	movw	r20, r28
     bee:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>
	Dio_VSet_pin_Dir(LCD_control_port, RS, "OUTPUT");
     bf2:	82 e4       	ldi	r24, 0x42	; 66
     bf4:	61 e0       	ldi	r22, 0x01	; 1
     bf6:	ae 01       	movw	r20, r28
     bf8:	0e 94 49 00 	call	0x92	; 0x92 <Dio_VSet_pin_Dir>

	DIO_vwrite(LCD_control_port, RW, "LOW");
     bfc:	82 e4       	ldi	r24, 0x42	; 66
     bfe:	62 e0       	ldi	r22, 0x02	; 2
     c00:	45 e9       	ldi	r20, 0x95	; 149
     c02:	50 e0       	ldi	r21, 0x00	; 0
     c04:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	LCD_vSend_cmd(RETURN_HOME); //return home
     c08:	82 e0       	ldi	r24, 0x02	; 2
     c0a:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     c0e:	af e1       	ldi	r26, 0x1F	; 31
     c10:	be e4       	ldi	r27, 0x4E	; 78
     c12:	11 97       	sbiw	r26, 0x01	; 1
     c14:	f1 f7       	brne	.-4      	; 0xc12 <LCD_vInit+0x76>
     c16:	00 c0       	rjmp	.+0      	; 0xc18 <LCD_vInit+0x7c>
     c18:	00 00       	nop
	_delay_ms(10);
	LCD_vSend_cmd(FOUR_BITS); //4bit mode
     c1a:	88 e2       	ldi	r24, 0x28	; 40
     c1c:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     c20:	8f ec       	ldi	r24, 0xCF	; 207
     c22:	97 e0       	ldi	r25, 0x07	; 7
     c24:	01 97       	sbiw	r24, 0x01	; 1
     c26:	f1 f7       	brne	.-4      	; 0xc24 <LCD_vInit+0x88>
     c28:	00 c0       	rjmp	.+0      	; 0xc2a <LCD_vInit+0x8e>
     c2a:	00 00       	nop
	_delay_ms(1);
	LCD_vSend_cmd(CURSOR_ON_DISPLAN_ON); //display on cursor on
     c2c:	8e e0       	ldi	r24, 0x0E	; 14
     c2e:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     c32:	af ec       	ldi	r26, 0xCF	; 207
     c34:	b7 e0       	ldi	r27, 0x07	; 7
     c36:	11 97       	sbiw	r26, 0x01	; 1
     c38:	f1 f7       	brne	.-4      	; 0xc36 <LCD_vInit+0x9a>
     c3a:	00 c0       	rjmp	.+0      	; 0xc3c <LCD_vInit+0xa0>
     c3c:	00 00       	nop
	_delay_ms(1);
	LCD_vSend_cmd(CLR_SCREEN); //clear the screen
     c3e:	81 e0       	ldi	r24, 0x01	; 1
     c40:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     c44:	8f e1       	ldi	r24, 0x1F	; 31
     c46:	9e e4       	ldi	r25, 0x4E	; 78
     c48:	01 97       	sbiw	r24, 0x01	; 1
     c4a:	f1 f7       	brne	.-4      	; 0xc48 <LCD_vInit+0xac>
     c4c:	00 c0       	rjmp	.+0      	; 0xc4e <LCD_vInit+0xb2>
     c4e:	00 00       	nop
	_delay_ms(10);
	LCD_vSend_cmd(ENTRY_MODE); //entry mode
     c50:	86 e0       	ldi	r24, 0x06	; 6
     c52:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     c56:	af ec       	ldi	r26, 0xCF	; 207
     c58:	b7 e0       	ldi	r27, 0x07	; 7
     c5a:	11 97       	sbiw	r26, 0x01	; 1
     c5c:	f1 f7       	brne	.-4      	; 0xc5a <LCD_vInit+0xbe>
     c5e:	00 c0       	rjmp	.+0      	; 0xc60 <LCD_vInit+0xc4>
     c60:	00 00       	nop
	_delay_ms(1);
#endif
}
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	08 95       	ret

00000c68 <LCD_vSend_char>:
#endif
	_delay_ms(1);
}

void LCD_vSend_char(char data)
{
     c68:	1f 93       	push	r17
     c6a:	cf 93       	push	r28
     c6c:	df 93       	push	r29
     c6e:	18 2f       	mov	r17, r24
	DIO_VWrite_port(LCD_Data_port, data);
	DIO_vwrite(LCD_control_port, RS, "high");
	send_falling_edge();

#elif defined four_bits_mode
	Dio_Write_highNibble(LCD_Data_port, data >> 4);
     c70:	68 2f       	mov	r22, r24
     c72:	62 95       	swap	r22
     c74:	6f 70       	andi	r22, 0x0F	; 15
     c76:	81 e4       	ldi	r24, 0x41	; 65
     c78:	0e 94 1e 05 	call	0xa3c	; 0xa3c <Dio_Write_highNibble>
	DIO_vwrite(LCD_control_port, RS, "high");
     c7c:	c0 e9       	ldi	r28, 0x90	; 144
     c7e:	d0 e0       	ldi	r29, 0x00	; 0
     c80:	82 e4       	ldi	r24, 0x42	; 66
     c82:	61 e0       	ldi	r22, 0x01	; 1
     c84:	ae 01       	movw	r20, r28
     c86:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	send_falling_edge();
     c8a:	0e 94 8d 05 	call	0xb1a	; 0xb1a <send_falling_edge>

	Dio_Write_highNibble(LCD_Data_port, data);
     c8e:	81 e4       	ldi	r24, 0x41	; 65
     c90:	61 2f       	mov	r22, r17
     c92:	0e 94 1e 05 	call	0xa3c	; 0xa3c <Dio_Write_highNibble>
	DIO_vwrite(LCD_control_port, RS, "high");
     c96:	82 e4       	ldi	r24, 0x42	; 66
     c98:	61 e0       	ldi	r22, 0x01	; 1
     c9a:	ae 01       	movw	r20, r28
     c9c:	0e 94 16 01 	call	0x22c	; 0x22c <DIO_vwrite>
	send_falling_edge();
     ca0:	0e 94 8d 05 	call	0xb1a	; 0xb1a <send_falling_edge>
     ca4:	8f ec       	ldi	r24, 0xCF	; 207
     ca6:	97 e0       	ldi	r25, 0x07	; 7
     ca8:	01 97       	sbiw	r24, 0x01	; 1
     caa:	f1 f7       	brne	.-4      	; 0xca8 <LCD_vSend_char+0x40>
     cac:	00 c0       	rjmp	.+0      	; 0xcae <LCD_vSend_char+0x46>
     cae:	00 00       	nop
#endif
	_delay_ms(1);
}
     cb0:	df 91       	pop	r29
     cb2:	cf 91       	pop	r28
     cb4:	1f 91       	pop	r17
     cb6:	08 95       	ret

00000cb8 <LCD_vSend_string>:

void LCD_vSend_string(char *data)
{
     cb8:	cf 93       	push	r28
     cba:	df 93       	push	r29
     cbc:	ec 01       	movw	r28, r24
	while((*data) != '\0')
     cbe:	88 81       	ld	r24, Y
     cc0:	88 23       	and	r24, r24
     cc2:	31 f0       	breq	.+12     	; 0xcd0 <LCD_vSend_string+0x18>
	send_falling_edge();
#endif
	_delay_ms(1);
}

void LCD_vSend_string(char *data)
     cc4:	21 96       	adiw	r28, 0x01	; 1
{
	while((*data) != '\0')
	{
		LCD_vSend_char(*data);
     cc6:	0e 94 34 06 	call	0xc68	; 0xc68 <LCD_vSend_char>
	_delay_ms(1);
}

void LCD_vSend_string(char *data)
{
	while((*data) != '\0')
     cca:	89 91       	ld	r24, Y+
     ccc:	88 23       	and	r24, r24
     cce:	d9 f7       	brne	.-10     	; 0xcc6 <LCD_vSend_string+0xe>
	{
		LCD_vSend_char(*data);
		data++;
	}
}
     cd0:	df 91       	pop	r29
     cd2:	cf 91       	pop	r28
     cd4:	08 95       	ret

00000cd6 <LCD_clearscreen>:

void LCD_clearscreen(void)
{
	LCD_vSend_cmd(CLR_SCREEN);
     cd6:	81 e0       	ldi	r24, 0x01	; 1
     cd8:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     cdc:	8f e1       	ldi	r24, 0x1F	; 31
     cde:	9e e4       	ldi	r25, 0x4E	; 78
     ce0:	01 97       	sbiw	r24, 0x01	; 1
     ce2:	f1 f7       	brne	.-4      	; 0xce0 <LCD_clearscreen+0xa>
     ce4:	00 c0       	rjmp	.+0      	; 0xce6 <LCD_clearscreen+0x10>
     ce6:	00 00       	nop
	_delay_ms(10);
}
     ce8:	08 95       	ret

00000cea <LCD_movecursor>:

void LCD_movecursor(char row, char coloumn)
{
	char data;
	if (row > 2 || row < 1 || coloumn > 16 || coloumn < 1)
     cea:	28 2f       	mov	r18, r24
     cec:	21 50       	subi	r18, 0x01	; 1
     cee:	22 30       	cpi	r18, 0x02	; 2
     cf0:	70 f4       	brcc	.+28     	; 0xd0e <LCD_movecursor+0x24>
     cf2:	61 31       	cpi	r22, 0x11	; 17
     cf4:	70 f4       	brcc	.+28     	; 0xd12 <LCD_movecursor+0x28>
     cf6:	66 23       	and	r22, r22
     cf8:	71 f0       	breq	.+28     	; 0xd16 <LCD_movecursor+0x2c>
	{
		data = 0x80;
	}
	else if (row == 1)
     cfa:	81 30       	cpi	r24, 0x01	; 1
     cfc:	19 f4       	brne	.+6      	; 0xd04 <LCD_movecursor+0x1a>
	{
		data = 0x80 + coloumn - 1;
     cfe:	96 2f       	mov	r25, r22
     d00:	91 58       	subi	r25, 0x81	; 129
     d02:	0a c0       	rjmp	.+20     	; 0xd18 <LCD_movecursor+0x2e>
	}
	else if (row == 2)
     d04:	82 30       	cpi	r24, 0x02	; 2
     d06:	41 f4       	brne	.+16     	; 0xd18 <LCD_movecursor+0x2e>
	{
		data = 0xC0 + coloumn - 1;
     d08:	96 2f       	mov	r25, r22
     d0a:	91 54       	subi	r25, 0x41	; 65
     d0c:	05 c0       	rjmp	.+10     	; 0xd18 <LCD_movecursor+0x2e>
void LCD_movecursor(char row, char coloumn)
{
	char data;
	if (row > 2 || row < 1 || coloumn > 16 || coloumn < 1)
	{
		data = 0x80;
     d0e:	90 e8       	ldi	r25, 0x80	; 128
     d10:	03 c0       	rjmp	.+6      	; 0xd18 <LCD_movecursor+0x2e>
     d12:	90 e8       	ldi	r25, 0x80	; 128
     d14:	01 c0       	rjmp	.+2      	; 0xd18 <LCD_movecursor+0x2e>
     d16:	90 e8       	ldi	r25, 0x80	; 128
	}
	else if (row == 2)
	{
		data = 0xC0 + coloumn - 1;
	}
	LCD_vSend_cmd(data);
     d18:	89 2f       	mov	r24, r25
     d1a:	0e 94 a6 05 	call	0xb4c	; 0xb4c <LCD_vSend_cmd>
     d1e:	8f ec       	ldi	r24, 0xCF	; 207
     d20:	97 e0       	ldi	r25, 0x07	; 7
     d22:	01 97       	sbiw	r24, 0x01	; 1
     d24:	f1 f7       	brne	.-4      	; 0xd22 <LCD_movecursor+0x38>
     d26:	00 c0       	rjmp	.+0      	; 0xd28 <LCD_movecursor+0x3e>
     d28:	00 00       	nop
	_delay_ms(1);
}
     d2a:	08 95       	ret

00000d2c <SPI_MasterInit>:
#define SCK  PB7

// ================= MASTER =================
void SPI_MasterInit(void) {
    // Set MOSI, SCK, and SS as outputs
    DDRB |= (1 << MOSI) | (1 << SCK) | (1 << SS);
     d2c:	87 b3       	in	r24, 0x17	; 23
     d2e:	80 6b       	ori	r24, 0xB0	; 176
     d30:	87 bb       	out	0x17, r24	; 23
    // Enable SPI in Master mode, fosc/16
    SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     d32:	8d b1       	in	r24, 0x0d	; 13
     d34:	81 65       	ori	r24, 0x51	; 81
     d36:	8d b9       	out	0x0d, r24	; 13
	PORTB |= (1 << SS);  // Deselect slave initially
     d38:	c4 9a       	sbi	0x18, 4	; 24

}
     d3a:	08 95       	ret

00000d3c <SPI_MasterTransmit>:

unsigned char SPI_MasterTransmit(unsigned char data) {
	
	PORTB &= ~(1 << SS);
     d3c:	c4 98       	cbi	0x18, 4	; 24

    SPDR = data;  // Load data
     d3e:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & (1 << SPIF)));  // Wait for completion
     d40:	77 9b       	sbis	0x0e, 7	; 14
     d42:	fe cf       	rjmp	.-4      	; 0xd40 <SPI_MasterTransmit+0x4>
    return SPDR;  // Return received byte
     d44:	8f b1       	in	r24, 0x0f	; 15
}
     d46:	08 95       	ret

00000d48 <SPI_MasterSendString>:

void SPI_MasterSendString(const char *str) {
     d48:	cf 93       	push	r28
     d4a:	df 93       	push	r29
     d4c:	ec 01       	movw	r28, r24
    PORTB &= ~(1 << SS);  // Select slave (SS low)
     d4e:	c4 98       	cbi	0x18, 4	; 24

    while (*str) {
     d50:	88 81       	ld	r24, Y
     d52:	88 23       	and	r24, r24
     d54:	31 f0       	breq	.+12     	; 0xd62 <SPI_MasterSendString+0x1a>
    SPDR = data;  // Load data
    while (!(SPSR & (1 << SPIF)));  // Wait for completion
    return SPDR;  // Return received byte
}

void SPI_MasterSendString(const char *str) {
     d56:	21 96       	adiw	r28, 0x01	; 1
    PORTB &= ~(1 << SS);  // Select slave (SS low)

    while (*str) {
        SPI_MasterTransmit(*str++);
     d58:	0e 94 9e 06 	call	0xd3c	; 0xd3c <SPI_MasterTransmit>
}

void SPI_MasterSendString(const char *str) {
    PORTB &= ~(1 << SS);  // Select slave (SS low)

    while (*str) {
     d5c:	89 91       	ld	r24, Y+
     d5e:	88 23       	and	r24, r24
     d60:	d9 f7       	brne	.-10     	; 0xd58 <SPI_MasterSendString+0x10>
        SPI_MasterTransmit(*str++);
 // Optional delay for simulation/debug
    }
    SPI_MasterTransmit('\0');  // Send null terminator
     d62:	80 e0       	ldi	r24, 0x00	; 0
     d64:	0e 94 9e 06 	call	0xd3c	; 0xd3c <SPI_MasterTransmit>

    PORTB |= (1 << SS);  // Deselect slave
     d68:	c4 9a       	sbi	0x18, 4	; 24
}
     d6a:	df 91       	pop	r29
     d6c:	cf 91       	pop	r28
     d6e:	08 95       	ret

00000d70 <SPI_MasterReceiveString>:

void SPI_MasterReceiveString(char *buffer) {
     d70:	0f 93       	push	r16
     d72:	1f 93       	push	r17
     d74:	cf 93       	push	r28
     d76:	8c 01       	movw	r16, r24
    PORTB &= ~(1 << SS);  // Select slave (SS low)
     d78:	c4 98       	cbi	0x18, 4	; 24

    uint8_t i = 0;
     d7a:	c0 e0       	ldi	r28, 0x00	; 0
    char received;
    do {
        received = SPI_MasterTransmit(0xFF);  // Send dummy to read
     d7c:	8f ef       	ldi	r24, 0xFF	; 255
     d7e:	0e 94 9e 06 	call	0xd3c	; 0xd3c <SPI_MasterTransmit>
        buffer[i++] = received;
     d82:	f8 01       	movw	r30, r16
     d84:	ec 0f       	add	r30, r28
     d86:	f1 1d       	adc	r31, r1
     d88:	80 83       	st	Z, r24
     d8a:	cf 5f       	subi	r28, 0xFF	; 255
    } while (received != '\0');
     d8c:	88 23       	and	r24, r24
     d8e:	b1 f7       	brne	.-20     	; 0xd7c <SPI_MasterReceiveString+0xc>
}
     d90:	cf 91       	pop	r28
     d92:	1f 91       	pop	r17
     d94:	0f 91       	pop	r16
     d96:	08 95       	ret

00000d98 <SPI_SlaveInit>:



// ================= SLAVE =================
void SPI_SlaveInit(void) {
	SPCR |= (1 << SPE);    // Enable SPI (slave mode)
     d98:	6e 9a       	sbi	0x0d, 6	; 13
    DDRB |= (1 << MISO);  // Set MISO as output
     d9a:	be 9a       	sbi	0x17, 6	; 23
}
     d9c:	08 95       	ret

00000d9e <SPI_SlaveTransmit>:

unsigned char SPI_SlaveTransmit(unsigned char data) {
    SPDR = data;  // Load data to send
     d9e:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & (1 << SPIF)));  // Wait for transmission
     da0:	77 9b       	sbis	0x0e, 7	; 14
     da2:	fe cf       	rjmp	.-4      	; 0xda0 <SPI_SlaveTransmit+0x2>
    return SPDR;  // Return received byte
     da4:	8f b1       	in	r24, 0x0f	; 15
}
     da6:	08 95       	ret

00000da8 <SPI_SlaveReceiveString>:

void SPI_SlaveReceiveString(char *buffer) {
     da8:	0f 93       	push	r16
     daa:	1f 93       	push	r17
     dac:	cf 93       	push	r28
     dae:	8c 01       	movw	r16, r24
    uint8_t i = 0;
     db0:	c0 e0       	ldi	r28, 0x00	; 0
    char received;
    do {
        received = SPI_SlaveTransmit(0xFF);  // Send dummy, receive data
     db2:	8f ef       	ldi	r24, 0xFF	; 255
     db4:	0e 94 cf 06 	call	0xd9e	; 0xd9e <SPI_SlaveTransmit>
        buffer[i++] = received;
     db8:	f8 01       	movw	r30, r16
     dba:	ec 0f       	add	r30, r28
     dbc:	f1 1d       	adc	r31, r1
     dbe:	80 83       	st	Z, r24
     dc0:	cf 5f       	subi	r28, 0xFF	; 255
    } while (received != '\0');
     dc2:	88 23       	and	r24, r24
     dc4:	b1 f7       	brne	.-20     	; 0xdb2 <SPI_SlaveReceiveString+0xa>
}
     dc6:	cf 91       	pop	r28
     dc8:	1f 91       	pop	r17
     dca:	0f 91       	pop	r16
     dcc:	08 95       	ret

00000dce <SPI_SlaveSendString>:

void SPI_SlaveSendString(const char *str) {
     dce:	cf 93       	push	r28
     dd0:	df 93       	push	r29
     dd2:	ec 01       	movw	r28, r24
    while (*str) {
     dd4:	88 81       	ld	r24, Y
     dd6:	88 23       	and	r24, r24
     dd8:	31 f0       	breq	.+12     	; 0xde6 <SPI_SlaveSendString+0x18>
        received = SPI_SlaveTransmit(0xFF);  // Send dummy, receive data
        buffer[i++] = received;
    } while (received != '\0');
}

void SPI_SlaveSendString(const char *str) {
     dda:	21 96       	adiw	r28, 0x01	; 1
    while (*str) {
        SPI_SlaveTransmit(*(str++));
     ddc:	0e 94 cf 06 	call	0xd9e	; 0xd9e <SPI_SlaveTransmit>
        buffer[i++] = received;
    } while (received != '\0');
}

void SPI_SlaveSendString(const char *str) {
    while (*str) {
     de0:	89 91       	ld	r24, Y+
     de2:	88 23       	and	r24, r24
     de4:	d9 f7       	brne	.-10     	; 0xddc <SPI_SlaveSendString+0xe>
        SPI_SlaveTransmit(*(str++));
         // Optional delay for sync/debug
    }
    SPI_SlaveTransmit('\0');  // Send null terminator
     de6:	80 e0       	ldi	r24, 0x00	; 0
     de8:	0e 94 cf 06 	call	0xd9e	; 0xd9e <SPI_SlaveTransmit>
}
     dec:	df 91       	pop	r29
     dee:	cf 91       	pop	r28
     df0:	08 95       	ret

00000df2 <main>:
#include "util/delay.h"
#include "SPI.h"
#include "two_wire_c.h"
int main(void)
{
	I2C_master_vinit(50000);
     df2:	60 e5       	ldi	r22, 0x50	; 80
     df4:	73 ec       	ldi	r23, 0xC3	; 195
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	0e 94 24 07 	call	0xe48	; 0xe48 <I2C_master_vinit>
     dfe:	8f ef       	ldi	r24, 0xFF	; 255
     e00:	94 e3       	ldi	r25, 0x34	; 52
     e02:	ac e0       	ldi	r26, 0x0C	; 12
     e04:	81 50       	subi	r24, 0x01	; 1
     e06:	90 40       	sbci	r25, 0x00	; 0
     e08:	a0 40       	sbci	r26, 0x00	; 0
     e0a:	e1 f7       	brne	.-8      	; 0xe04 <main+0x12>
     e0c:	00 c0       	rjmp	.+0      	; 0xe0e <main+0x1c>
     e0e:	00 00       	nop
	unsigned char i = 0;
	_delay_ms(500);
			LCD_vInit();
     e10:	0e 94 ce 05 	call	0xb9c	; 0xb9c <LCD_vInit>
			LCD_clearscreen();
     e14:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <LCD_clearscreen>

	while (1)
	{
		i = I2C_Master_Recieve_Char(0b111000);
     e18:	88 e3       	ldi	r24, 0x38	; 56
     e1a:	0e 94 d1 07 	call	0xfa2	; 0xfa2 <I2C_Master_Recieve_Char>
     e1e:	c8 2f       	mov	r28, r24
		LCD_movecursor(1,1);
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	61 e0       	ldi	r22, 0x01	; 1
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	0e 94 75 06 	call	0xcea	; 0xcea <LCD_movecursor>
		LCD_vSend_char(i);
     e2c:	8c 2f       	mov	r24, r28
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	0e 94 34 06 	call	0xc68	; 0xc68 <LCD_vSend_char>
     e34:	8f ef       	ldi	r24, 0xFF	; 255
     e36:	99 e6       	ldi	r25, 0x69	; 105
     e38:	a8 e1       	ldi	r26, 0x18	; 24
     e3a:	81 50       	subi	r24, 0x01	; 1
     e3c:	90 40       	sbci	r25, 0x00	; 0
     e3e:	a0 40       	sbci	r26, 0x00	; 0
     e40:	e1 f7       	brne	.-8      	; 0xe3a <main+0x48>
     e42:	00 c0       	rjmp	.+0      	; 0xe44 <main+0x52>
     e44:	00 00       	nop
     e46:	e8 cf       	rjmp	.-48     	; 0xe18 <main+0x26>

00000e48 <I2C_master_vinit>:
#include "std_macros.h"
#include <util/delay.h>

//=========================== I2C Initialization (Master) =============================
void I2C_master_vinit(unsigned long clock)
{
     e48:	9b 01       	movw	r18, r22
     e4a:	ac 01       	movw	r20, r24
    // Set prescaler bits
    switch (PRESCALER)
    {
        case 1:  TWSR = 0; break;
     e4c:	11 b8       	out	0x01, r1	; 1
        case 64: TWSR = 3; break;
        default: TWSR = 0; break;
    }

    // Set bit rate
    TWBR = (uint8_t)(((F_CPU / clock) - 16) / (2 * PRESCALER));
     e4e:	60 e0       	ldi	r22, 0x00	; 0
     e50:	72 e1       	ldi	r23, 0x12	; 18
     e52:	8a e7       	ldi	r24, 0x7A	; 122
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	0e 94 2a 08 	call	0x1054	; 0x1054 <__udivmodsi4>
     e5a:	da 01       	movw	r26, r20
     e5c:	c9 01       	movw	r24, r18
     e5e:	40 97       	sbiw	r24, 0x10	; 16
     e60:	a1 09       	sbc	r26, r1
     e62:	b1 09       	sbc	r27, r1
     e64:	b6 95       	lsr	r27
     e66:	a7 95       	ror	r26
     e68:	97 95       	ror	r25
     e6a:	87 95       	ror	r24
     e6c:	80 b9       	out	0x00, r24	; 0
}
     e6e:	08 95       	ret

00000e70 <I2C_Error>:

//=========================== Error Handler =============================
void I2C_Error()
{
    SET_BIT(ERR_DDR, 3);     // Set PC3 as output
     e70:	a3 9a       	sbi	0x14, 3	; 20
    TOG_BIT(ERR_PORT, 3);    // Toggle PC3 to indicate error
     e72:	95 b3       	in	r25, 0x15	; 21
     e74:	88 e0       	ldi	r24, 0x08	; 8
     e76:	89 27       	eor	r24, r25
     e78:	85 bb       	out	0x15, r24	; 21
}
     e7a:	08 95       	ret

00000e7c <I2C_Start>:

//=========================== Start Condition =============================
void I2C_Start()
{
    TWCR = (1 << TWSTA) | (1 << TWEN);
     e7c:	84 e2       	ldi	r24, 0x24	; 36
     e7e:	86 bf       	out	0x36, r24	; 54
    SET_BIT(TWCR, TWINT);
     e80:	86 b7       	in	r24, 0x36	; 54
     e82:	80 68       	ori	r24, 0x80	; 128
     e84:	86 bf       	out	0x36, r24	; 54
    while (READ_BIT(TWCR, TWINT) == 0);
     e86:	06 b6       	in	r0, 0x36	; 54
     e88:	07 fe       	sbrs	r0, 7
     e8a:	fd cf       	rjmp	.-6      	; 0xe86 <I2C_Start+0xa>

    if ((TWSR & 0xF8) != 0x08)  // START transmitted
     e8c:	81 b1       	in	r24, 0x01	; 1
     e8e:	88 7f       	andi	r24, 0xF8	; 248
     e90:	88 30       	cpi	r24, 0x08	; 8
     e92:	11 f0       	breq	.+4      	; 0xe98 <I2C_Start+0x1c>
        I2C_Error();
     e94:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>
     e98:	08 95       	ret

00000e9a <I2C_Write_address>:
}

//=========================== Send Address =============================
void I2C_Write_address(uint8_t address, uint8_t direction)
{
    TWDR = (address << 1) | (direction & 0x01);
     e9a:	96 2f       	mov	r25, r22
     e9c:	91 70       	andi	r25, 0x01	; 1
     e9e:	88 0f       	add	r24, r24
     ea0:	98 2b       	or	r25, r24
     ea2:	93 b9       	out	0x03, r25	; 3
    TWCR = (1 << TWEN);
     ea4:	84 e0       	ldi	r24, 0x04	; 4
     ea6:	86 bf       	out	0x36, r24	; 54
    TWSR = 0;
     ea8:	11 b8       	out	0x01, r1	; 1
    SET_BIT(TWCR, TWINT);
     eaa:	86 b7       	in	r24, 0x36	; 54
     eac:	80 68       	ori	r24, 0x80	; 128
     eae:	86 bf       	out	0x36, r24	; 54
    while (READ_BIT(TWCR, TWINT) == 0);
     eb0:	06 b6       	in	r0, 0x36	; 54
     eb2:	07 fe       	sbrs	r0, 7
     eb4:	fd cf       	rjmp	.-6      	; 0xeb0 <I2C_Write_address+0x16>

    if ((direction == 0 && (TWSR & 0xF8) != 0x18) || (direction == 1 && (TWSR & 0xF8) != 0x40))
     eb6:	66 23       	and	r22, r22
     eb8:	29 f4       	brne	.+10     	; 0xec4 <I2C_Write_address+0x2a>
     eba:	81 b1       	in	r24, 0x01	; 1
     ebc:	88 7f       	andi	r24, 0xF8	; 248
     ebe:	88 31       	cpi	r24, 0x18	; 24
     ec0:	39 f4       	brne	.+14     	; 0xed0 <I2C_Write_address+0x36>
     ec2:	08 95       	ret
     ec4:	61 30       	cpi	r22, 0x01	; 1
     ec6:	31 f4       	brne	.+12     	; 0xed4 <I2C_Write_address+0x3a>
     ec8:	81 b1       	in	r24, 0x01	; 1
     eca:	88 7f       	andi	r24, 0xF8	; 248
     ecc:	80 34       	cpi	r24, 0x40	; 64
     ece:	11 f0       	breq	.+4      	; 0xed4 <I2C_Write_address+0x3a>
        I2C_Error();
     ed0:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>
     ed4:	08 95       	ret

00000ed6 <I2C_Write_data>:
}

//=========================== Write Data =============================
void I2C_Write_data(uint8_t data)
{
    TWDR = data;
     ed6:	83 b9       	out	0x03, r24	; 3
    TWCR = (1 << TWEN);
     ed8:	84 e0       	ldi	r24, 0x04	; 4
     eda:	86 bf       	out	0x36, r24	; 54
    TWSR = 0;
     edc:	11 b8       	out	0x01, r1	; 1
    SET_BIT(TWCR, TWINT);
     ede:	86 b7       	in	r24, 0x36	; 54
     ee0:	80 68       	ori	r24, 0x80	; 128
     ee2:	86 bf       	out	0x36, r24	; 54
    while (READ_BIT(TWCR, TWINT) == 0);
     ee4:	06 b6       	in	r0, 0x36	; 54
     ee6:	07 fe       	sbrs	r0, 7
     ee8:	fd cf       	rjmp	.-6      	; 0xee4 <I2C_Write_data+0xe>

    if ((TWSR & 0xF8) != 0x28)
     eea:	81 b1       	in	r24, 0x01	; 1
     eec:	88 7f       	andi	r24, 0xF8	; 248
     eee:	88 32       	cpi	r24, 0x28	; 40
     ef0:	11 f0       	breq	.+4      	; 0xef6 <I2C_Write_data+0x20>
        I2C_Error();
     ef2:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>
     ef6:	08 95       	ret

00000ef8 <I2C_stop>:
}

//=========================== Stop Condition =============================
void I2C_stop()
{
    TWCR = (1 << TWEN) | (1 << TWSTO);
     ef8:	84 e1       	ldi	r24, 0x14	; 20
     efa:	86 bf       	out	0x36, r24	; 54
    SET_BIT(TWCR, TWINT);
     efc:	86 b7       	in	r24, 0x36	; 54
     efe:	80 68       	ori	r24, 0x80	; 128
     f00:	86 bf       	out	0x36, r24	; 54
}
     f02:	08 95       	ret

00000f04 <I2C_slave_address>:

//=========================== Slave Address Setup =============================
void I2C_slave_address(uint8_t address, uint8_t general_call)
{
    TWAR = (address << 1) | (general_call & 0x01);
     f04:	61 70       	andi	r22, 0x01	; 1
     f06:	88 0f       	add	r24, r24
     f08:	68 2b       	or	r22, r24
     f0a:	62 b9       	out	0x02, r22	; 2
}
     f0c:	08 95       	ret

00000f0e <I2C_slave_read>:

//=========================== Slave Read One Byte =============================
uint8_t I2C_slave_read()
{
    TWCR = (1 << TWEN) | (1 << TWEA);
     f0e:	84 e4       	ldi	r24, 0x44	; 68
     f10:	86 bf       	out	0x36, r24	; 54
    SET_BIT(TWCR, TWINT);
     f12:	86 b7       	in	r24, 0x36	; 54
     f14:	80 68       	ori	r24, 0x80	; 128
     f16:	86 bf       	out	0x36, r24	; 54
    while (READ_BIT(TWCR, TWINT) == 0);
     f18:	06 b6       	in	r0, 0x36	; 54
     f1a:	07 fe       	sbrs	r0, 7
     f1c:	fd cf       	rjmp	.-6      	; 0xf18 <I2C_slave_read+0xa>
    if ((TWSR & 0xF8) != 0x60)
     f1e:	81 b1       	in	r24, 0x01	; 1
     f20:	88 7f       	andi	r24, 0xF8	; 248
     f22:	80 36       	cpi	r24, 0x60	; 96
     f24:	11 f0       	breq	.+4      	; 0xf2a <I2C_slave_read+0x1c>
        I2C_Error();
     f26:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>

    TWCR = (1 << TWEN) | (1 << TWEA);
     f2a:	84 e4       	ldi	r24, 0x44	; 68
     f2c:	86 bf       	out	0x36, r24	; 54
    SET_BIT(TWCR, TWINT);
     f2e:	86 b7       	in	r24, 0x36	; 54
     f30:	80 68       	ori	r24, 0x80	; 128
     f32:	86 bf       	out	0x36, r24	; 54
    while (READ_BIT(TWCR, TWINT) == 0);
     f34:	06 b6       	in	r0, 0x36	; 54
     f36:	07 fe       	sbrs	r0, 7
     f38:	fd cf       	rjmp	.-6      	; 0xf34 <I2C_slave_read+0x26>
    if ((TWSR & 0xF8) != 0x60)
     f3a:	81 b1       	in	r24, 0x01	; 1
     f3c:	88 7f       	andi	r24, 0xF8	; 248
     f3e:	80 36       	cpi	r24, 0x60	; 96
     f40:	11 f0       	breq	.+4      	; 0xf46 <I2C_slave_read+0x38>
        I2C_Error();
     f42:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>

    return TWDR;
     f46:	83 b1       	in	r24, 0x03	; 3
}
     f48:	08 95       	ret

00000f4a <I2C_Master_Transmit_String>:

//=========================== Master Transmit String =============================
void I2C_Master_Transmit_String(uint8_t slave_address, const char *str)
{
     f4a:	1f 93       	push	r17
     f4c:	cf 93       	push	r28
     f4e:	df 93       	push	r29
     f50:	18 2f       	mov	r17, r24
     f52:	eb 01       	movw	r28, r22
    I2C_Start();
     f54:	0e 94 3e 07 	call	0xe7c	; 0xe7c <I2C_Start>
    I2C_Write_address(slave_address, 0);  // Write operation
     f58:	81 2f       	mov	r24, r17
     f5a:	60 e0       	ldi	r22, 0x00	; 0
     f5c:	0e 94 4d 07 	call	0xe9a	; 0xe9a <I2C_Write_address>

    while (*str)
     f60:	88 81       	ld	r24, Y
     f62:	88 23       	and	r24, r24
     f64:	31 f0       	breq	.+12     	; 0xf72 <I2C_Master_Transmit_String+0x28>

    return TWDR;
}

//=========================== Master Transmit String =============================
void I2C_Master_Transmit_String(uint8_t slave_address, const char *str)
     f66:	21 96       	adiw	r28, 0x01	; 1
{
    I2C_Start();
    I2C_Write_address(slave_address, 0);  // Write operation

    while (*str)
        I2C_Write_data(*str++);
     f68:	0e 94 6b 07 	call	0xed6	; 0xed6 <I2C_Write_data>
void I2C_Master_Transmit_String(uint8_t slave_address, const char *str)
{
    I2C_Start();
    I2C_Write_address(slave_address, 0);  // Write operation

    while (*str)
     f6c:	89 91       	ld	r24, Y+
     f6e:	88 23       	and	r24, r24
     f70:	d9 f7       	brne	.-10     	; 0xf68 <I2C_Master_Transmit_String+0x1e>
        I2C_Write_data(*str++);

    I2C_stop();
     f72:	0e 94 7c 07 	call	0xef8	; 0xef8 <I2C_stop>
}
     f76:	df 91       	pop	r29
     f78:	cf 91       	pop	r28
     f7a:	1f 91       	pop	r17
     f7c:	08 95       	ret

00000f7e <I2C_Master_Transmit_Char>:
//=========================== Master Transmit char =============================
void I2C_Master_Transmit_Char(uint8_t slave_address, char data)
{
     f7e:	cf 93       	push	r28
     f80:	df 93       	push	r29
     f82:	d8 2f       	mov	r29, r24
     f84:	c6 2f       	mov	r28, r22
	I2C_Start();
     f86:	0e 94 3e 07 	call	0xe7c	; 0xe7c <I2C_Start>
	I2C_Write_address(slave_address, 0);  // Write operation
     f8a:	8d 2f       	mov	r24, r29
     f8c:	60 e0       	ldi	r22, 0x00	; 0
     f8e:	0e 94 4d 07 	call	0xe9a	; 0xe9a <I2C_Write_address>
	I2C_Write_data(data);
     f92:	8c 2f       	mov	r24, r28
     f94:	0e 94 6b 07 	call	0xed6	; 0xed6 <I2C_Write_data>
	I2C_stop();
     f98:	0e 94 7c 07 	call	0xef8	; 0xef8 <I2C_stop>
}
     f9c:	df 91       	pop	r29
     f9e:	cf 91       	pop	r28
     fa0:	08 95       	ret

00000fa2 <I2C_Master_Recieve_Char>:
//=========================== Master Recieve char =============================
unsigned char I2C_Master_Recieve_Char(uint8_t slave_address)
{
     fa2:	cf 93       	push	r28
     fa4:	c8 2f       	mov	r28, r24
	
	I2C_Start();
     fa6:	0e 94 3e 07 	call	0xe7c	; 0xe7c <I2C_Start>
	I2C_Write_address(slave_address, 1);  // Read operation
     faa:	8c 2f       	mov	r24, r28
     fac:	61 e0       	ldi	r22, 0x01	; 1
     fae:	0e 94 4d 07 	call	0xe9a	; 0xe9a <I2C_Write_address>
	TWCR = (1 << TWEN) | (1 << TWEA);
     fb2:	84 e4       	ldi	r24, 0x44	; 68
     fb4:	86 bf       	out	0x36, r24	; 54
	SET_BIT(TWCR, TWINT);
     fb6:	86 b7       	in	r24, 0x36	; 54
     fb8:	80 68       	ori	r24, 0x80	; 128
     fba:	86 bf       	out	0x36, r24	; 54
	while (READ_BIT(TWCR, TWINT) == 0);
     fbc:	06 b6       	in	r0, 0x36	; 54
     fbe:	07 fe       	sbrs	r0, 7
     fc0:	fd cf       	rjmp	.-6      	; 0xfbc <I2C_Master_Recieve_Char+0x1a>
	if ((TWSR & 0xF8) != 0x60)
     fc2:	81 b1       	in	r24, 0x01	; 1
     fc4:	88 7f       	andi	r24, 0xF8	; 248
     fc6:	80 36       	cpi	r24, 0x60	; 96
     fc8:	11 f0       	breq	.+4      	; 0xfce <I2C_Master_Recieve_Char+0x2c>
	I2C_Error();
     fca:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>
	
	I2C_stop();
     fce:	0e 94 7c 07 	call	0xef8	; 0xef8 <I2C_stop>
	
	return TWDR;
     fd2:	83 b1       	in	r24, 0x03	; 3
}
     fd4:	cf 91       	pop	r28
     fd6:	08 95       	ret

00000fd8 <I2C_Slave_Receive_String>:



//=========================== Slave Receive String =============================
void I2C_Slave_Receive_String(char *buffer, uint8_t max_length)
{
     fd8:	ef 92       	push	r14
     fda:	ff 92       	push	r15
     fdc:	0f 93       	push	r16
     fde:	1f 93       	push	r17
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	7c 01       	movw	r14, r24
     fe6:	06 2f       	mov	r16, r22
    uint8_t index = 0;

    // Wait for SLA+W
    TWCR = (1 << TWEN) | (1 << TWEA) | (1 << TWINT);
     fe8:	84 ec       	ldi	r24, 0xC4	; 196
     fea:	86 bf       	out	0x36, r24	; 54
    while (!(TWCR & (1 << TWINT)));
     fec:	06 b6       	in	r0, 0x36	; 54
     fee:	07 fe       	sbrs	r0, 7
     ff0:	fd cf       	rjmp	.-6      	; 0xfec <I2C_Slave_Receive_String+0x14>
    if ((TWSR & 0xF8) != 0x60)
     ff2:	81 b1       	in	r24, 0x01	; 1
     ff4:	88 7f       	andi	r24, 0xF8	; 248
     ff6:	80 36       	cpi	r24, 0x60	; 96
     ff8:	11 f0       	breq	.+4      	; 0xffe <I2C_Slave_Receive_String+0x26>
        I2C_Error();
     ffa:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>



//=========================== Slave Receive String =============================
void I2C_Slave_Receive_String(char *buffer, uint8_t max_length)
{
     ffe:	c0 e0       	ldi	r28, 0x00	; 0
    TWCR = (1 << TWEN) | (1 << TWEA) | (1 << TWINT);
    while (!(TWCR & (1 << TWINT)));
    if ((TWSR & 0xF8) != 0x60)
        I2C_Error();

    while (index < (max_length - 1))
    1000:	10 e0       	ldi	r17, 0x00	; 0
    1002:	01 50       	subi	r16, 0x01	; 1
    1004:	10 40       	sbci	r17, 0x00	; 0
    {
        TWCR = (1 << TWEN) | (1 << TWEA) | (1 << TWINT);
    1006:	d4 ec       	ldi	r29, 0xC4	; 196
    1008:	15 c0       	rjmp	.+42     	; 0x1034 <I2C_Slave_Receive_String+0x5c>
    100a:	d6 bf       	out	0x36, r29	; 54
        while (!(TWCR & (1 << TWINT)));
    100c:	06 b6       	in	r0, 0x36	; 54
    100e:	07 fe       	sbrs	r0, 7
    1010:	fd cf       	rjmp	.-6      	; 0x100c <I2C_Slave_Receive_String+0x34>

        if ((TWSR & 0xF8) == 0x80)
    1012:	81 b1       	in	r24, 0x01	; 1
    1014:	88 7f       	andi	r24, 0xF8	; 248
    1016:	80 38       	cpi	r24, 0x80	; 128
    1018:	39 f4       	brne	.+14     	; 0x1028 <I2C_Slave_Receive_String+0x50>
        {
            buffer[index++] = TWDR;
    101a:	83 b1       	in	r24, 0x03	; 3
    101c:	f7 01       	movw	r30, r14
    101e:	ec 0f       	add	r30, r28
    1020:	f1 1d       	adc	r31, r1
    1022:	80 83       	st	Z, r24
    1024:	cf 5f       	subi	r28, 0xFF	; 255
    1026:	06 c0       	rjmp	.+12     	; 0x1034 <I2C_Slave_Receive_String+0x5c>
        }
        else if ((TWSR & 0xF8) == 0xA0)
    1028:	81 b1       	in	r24, 0x01	; 1
    102a:	88 7f       	andi	r24, 0xF8	; 248
    102c:	80 3a       	cpi	r24, 0xA0	; 160
    102e:	39 f0       	breq	.+14     	; 0x103e <I2C_Slave_Receive_String+0x66>
        {
            break;
        }
        else
        {
            I2C_Error();
    1030:	0e 94 38 07 	call	0xe70	; 0xe70 <I2C_Error>
    TWCR = (1 << TWEN) | (1 << TWEA) | (1 << TWINT);
    while (!(TWCR & (1 << TWINT)));
    if ((TWSR & 0xF8) != 0x60)
        I2C_Error();

    while (index < (max_length - 1))
    1034:	8c 2f       	mov	r24, r28
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	80 17       	cp	r24, r16
    103a:	91 07       	cpc	r25, r17
    103c:	34 f3       	brlt	.-52     	; 0x100a <I2C_Slave_Receive_String+0x32>
        {
            I2C_Error();
        }
    }

    buffer[index] = '\0';
    103e:	f7 01       	movw	r30, r14
    1040:	ec 0f       	add	r30, r28
    1042:	f1 1d       	adc	r31, r1
    1044:	10 82       	st	Z, r1
}
    1046:	df 91       	pop	r29
    1048:	cf 91       	pop	r28
    104a:	1f 91       	pop	r17
    104c:	0f 91       	pop	r16
    104e:	ff 90       	pop	r15
    1050:	ef 90       	pop	r14
    1052:	08 95       	ret

00001054 <__udivmodsi4>:
    1054:	a1 e2       	ldi	r26, 0x21	; 33
    1056:	1a 2e       	mov	r1, r26
    1058:	aa 1b       	sub	r26, r26
    105a:	bb 1b       	sub	r27, r27
    105c:	fd 01       	movw	r30, r26
    105e:	0d c0       	rjmp	.+26     	; 0x107a <__udivmodsi4_ep>

00001060 <__udivmodsi4_loop>:
    1060:	aa 1f       	adc	r26, r26
    1062:	bb 1f       	adc	r27, r27
    1064:	ee 1f       	adc	r30, r30
    1066:	ff 1f       	adc	r31, r31
    1068:	a2 17       	cp	r26, r18
    106a:	b3 07       	cpc	r27, r19
    106c:	e4 07       	cpc	r30, r20
    106e:	f5 07       	cpc	r31, r21
    1070:	20 f0       	brcs	.+8      	; 0x107a <__udivmodsi4_ep>
    1072:	a2 1b       	sub	r26, r18
    1074:	b3 0b       	sbc	r27, r19
    1076:	e4 0b       	sbc	r30, r20
    1078:	f5 0b       	sbc	r31, r21

0000107a <__udivmodsi4_ep>:
    107a:	66 1f       	adc	r22, r22
    107c:	77 1f       	adc	r23, r23
    107e:	88 1f       	adc	r24, r24
    1080:	99 1f       	adc	r25, r25
    1082:	1a 94       	dec	r1
    1084:	69 f7       	brne	.-38     	; 0x1060 <__udivmodsi4_loop>
    1086:	60 95       	com	r22
    1088:	70 95       	com	r23
    108a:	80 95       	com	r24
    108c:	90 95       	com	r25
    108e:	9b 01       	movw	r18, r22
    1090:	ac 01       	movw	r20, r24
    1092:	bd 01       	movw	r22, r26
    1094:	cf 01       	movw	r24, r30
    1096:	08 95       	ret

00001098 <strcmp>:
    1098:	fb 01       	movw	r30, r22
    109a:	dc 01       	movw	r26, r24
    109c:	8d 91       	ld	r24, X+
    109e:	01 90       	ld	r0, Z+
    10a0:	80 19       	sub	r24, r0
    10a2:	01 10       	cpse	r0, r1
    10a4:	d9 f3       	breq	.-10     	; 0x109c <strcmp+0x4>
    10a6:	99 0b       	sbc	r25, r25
    10a8:	08 95       	ret

000010aa <_exit>:
    10aa:	f8 94       	cli

000010ac <__stop_program>:
    10ac:	ff cf       	rjmp	.-2      	; 0x10ac <__stop_program>
