
*** Running vivado
    with args -log ee354_GCD_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ee354_GCD_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ee354_GCD_top.tcl -notrace
Command: synth_design -top ee354_GCD_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.711 ; gain = 29.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ee354_GCD_top' [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'BUFGP' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'BUFGP' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1239]
INFO: [Synth 8-6157] synthesizing module 'ee354_debouncer' [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:92]
	Parameter N_dc bound to: 28 - type: integer 
	Parameter INI bound to: 6'b000000 
	Parameter W84 bound to: 6'b000001 
	Parameter SCEN_st bound to: 6'b111100 
	Parameter WS bound to: 6'b100000 
	Parameter MCEN_st bound to: 6'b101100 
	Parameter CCEN_st bound to: 6'b100100 
	Parameter MCEN_cont bound to: 6'b101101 
	Parameter CCR bound to: 6'b100001 
	Parameter WFCR bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ee354_debouncer' (2#1) [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:92]
INFO: [Synth 8-6157] synthesizing module 'ee354_GCD' [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD.v:17]
	Parameter I bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter MULT bound to: 4'b0100 
	Parameter DONE bound to: 4'b1000 
	Parameter UNK bound to: 4'bxxxx 
INFO: [Synth 8-6155] done synthesizing module 'ee354_GCD' (3#1) [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD_top.v:253]
INFO: [Synth 8-6155] done synthesizing module 'ee354_GCD_top' (4#1) [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD_top.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.562 ; gain = 83.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.562 ; gain = 83.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.562 ; gain = 83.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1172.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_divider_top.xdc]
Finished Parsing XDC File [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_divider_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/scottsus/EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_divider_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ee354_GCD_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ee354_GCD_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1282.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1282.375 ; gain = 193.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1282.375 ; gain = 193.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1282.375 ; gain = 193.754
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ee354_debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     INI |                             0000 |                           000000
                     W84 |                             0001 |                           000001
                 SCEN_st |                             0010 |                           111100
                      WS |                             0011 |                           100000
                 MCEN_st |                             0100 |                           101100
                 CCEN_st |                             0101 |                           100100
               MCEN_cont |                             0110 |                           101101
                     CCR |                             0111 |                           100001
                    WFCR |                             1000 |                           100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ee354_debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1282.375 ; gain = 193.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input   28 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 4     
	   9 Input    6 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 24    
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   9 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1282.375 ; gain = 193.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1282.375 ; gain = 193.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1287.438 ; gain = 198.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    31|
|2     |LUT1   |     6|
|3     |LUT2   |    44|
|4     |LUT3   |    38|
|5     |LUT4   |    35|
|6     |LUT5   |    34|
|7     |LUT6   |    74|
|8     |MUXF7  |     1|
|9     |FDCE   |    52|
|10    |FDPE   |    17|
|11    |FDRE   |   128|
|12    |LDC    |    16|
|13    |BUFGP  |     1|
|14    |IBUF   |    14|
|15    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1302.895 ; gain = 214.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1302.895 ; gain = 104.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1302.895 ; gain = 214.273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1306.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instance 
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1311.645 ; gain = 223.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/scottsus/ee354_gcd/ee354_gcd.runs/synth_1/ee354_GCD_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ee354_GCD_top_utilization_synth.rpt -pb ee354_GCD_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 19:24:15 2022...
