InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3555 640 4195
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 4570 4242 8812
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3651 8812 12463
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5517 12498 18015
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 6983 18143 25126
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1098 25126 26224
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 2068 26257 28325
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 670 28325 28995
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 7697 29023 36720
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2373 36859 39232
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 804 39232 40036
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 694 40065 40759
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 806 40765 41571
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1379 40067 41446
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 478 41446 41924
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1054 41578 42632
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 980 41945 42925
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1448 42941 44389
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2302 42637 44939
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1332 44957 46289
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1711 46304 48015
InceptionV3/InceptionV3/Mixed_5b/concat CPU 204 48015 48219
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 930 48244 49174
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1659 48250 49909
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 472 49909 50381
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1787 49183 50970
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1452 50396 51848
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1872 50979 52851
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2410 52870 55280
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3482 55298 58780
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1916 58799 60715
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1460 60734 62194
InceptionV3/InceptionV3/Mixed_5c/concat CPU 203 62194 62397
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1058 62449 63507
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1703 62457 64160
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 580 64160 64740
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2086 63517 65603
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1030 64756 65786
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1440 65793 67233
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1762 65613 67375
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2208 67393 69601
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2106 69619 71725
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1702 71745 73447
InceptionV3/InceptionV3/Mixed_5d/concat CPU 203 73447 73650
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 431 73678 74109
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1988 74118 76106
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3261 76116 79377
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2138 79396 81534
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1778 73681 75459
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 6661 75459 82120
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1512 82314 83826
InceptionV3/InceptionV3/Mixed_6a/concat CPU 143 83826 83969
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 673 83993 84666
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1509 84000 85509
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 948 85509 86457
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1084 86473 87557
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3410 84672 88082
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1135 87564 88699
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1068 88707 89775
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2466 88094 90560
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1214 89782 90996
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2734 90572 93306
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2771 91005 93776
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1191 93776 94967
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3908 93313 97221
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2650 97274 99924
InceptionV3/InceptionV3/Mixed_6b/concat CPU 143 99924 100067
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 675 100090 100765
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2348 100096 102444
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1203 102444 103647
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3385 100772 104157
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1281 103666 104947
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1423 104957 106380
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2824 104168 106992
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1338 106389 107727
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1448 107736 109184
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4103 107002 111105
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4869 111124 115993
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3410 116009 119419
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1370 119440 120810
InceptionV3/InceptionV3/Mixed_6c/concat CPU 132 120810 120942
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 702 120965 121667
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2328 120971 123299
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1191 123299 124490
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3389 121673 125062
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1339 124504 125843
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1421 125859 127280
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2792 125072 127864
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1340 127288 128628
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1444 128638 130082
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4080 127873 131953
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4861 131973 136834
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3390 136850 140240
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1373 140261 141634
InceptionV3/InceptionV3/Mixed_6d/concat CPU 130 141634 141764
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 682 141788 142470
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2338 141796 144134
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1222 144134 145356
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3483 142475 145958
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1630 145374 147004
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1695 147013 148708
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3469 145973 149442
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1631 148718 150349
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1703 150356 152059
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5759 149452 155211
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5857 155228 161085
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3382 161104 164486
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1399 164511 165910
InceptionV3/InceptionV3/Mixed_6e/concat CPU 136 165910 166046
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 246 166067 166313
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1385 166073 167458
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1070 167458 168528
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3338 166319 169657
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1641 168545 170186
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1568 170193 171761
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 712 171769 172481
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3094 169668 172762
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1339 172784 174123
InceptionV3/InceptionV3/Mixed_7a/concat CPU 46 174123 174169
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 259 174189 174448
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1309 174452 175761
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1555 174195 175750
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 813 175750 176563
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1065 176577 177642
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2553 175766 178319
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 930 177649 178579
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 988 178588 179576
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 184 179583 179767
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2494 178335 180829
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2446 180878 183324
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 30 183343 183373
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2123 183385 185508
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1350 185531 186881
InceptionV3/InceptionV3/Mixed_7b/concat CPU 71 186881 186952
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 417 186974 187391
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2098 187396 189494
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1316 186981 188297
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1209 188297 189506
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1045 189519 190564
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 973 190571 191544
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1012 191552 192564
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 177 192571 192748
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4095 189506 193601
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2454 193611 196065
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2448 196073 198521
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 22 198529 198551
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3313 198555 201868
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1359 201880 203239
InceptionV3/InceptionV3/Mixed_7c/concat CPU 74 203239 203313
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 122 203326 203448
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 746 203452 204198
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 11 204208 204219
InceptionV3/Logits/SpatialSqueeze CPU 2 204224 204226
InceptionV3/Predictions/Reshape CPU 1 204229 204230
InceptionV3/Predictions/Softmax CPU 17 204234 204251
InceptionV3/Predictions/Shape CPU 1 204255 204256
InceptionV3/Predictions/Reshape_1 CPU 1 204258 204259
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3411 492 3903
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2813 3937 6750
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 4111 6750 10861
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5755 10892 16647
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2760 16770 19530
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1014 19530 20544
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1485 20579 22064
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 649 22064 22713
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 8063 22737 30800
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2279 30932 33211
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 805 33211 34016
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 698 34045 34743
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 780 34749 35529
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1261 34049 35310
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 449 35310 35759
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1100 35534 36634
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1011 35774 36785
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1451 36801 38252
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2265 36642 38907
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1388 38927 40315
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1712 40330 42042
InceptionV3/InceptionV3/Mixed_5b/concat CPU 167 42042 42209
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 947 42232 43179
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1680 42240 43920
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 464 43920 44384
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1801 43188 44989
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1216 44400 45616
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1879 44995 46874
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2430 46892 49322
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3471 49339 52810
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1889 52829 54718
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1707 54736 56443
InceptionV3/InceptionV3/Mixed_5c/concat CPU 197 56443 56640
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1054 56686 57740
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1675 56692 58367
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 582 58367 58949
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2092 57748 59840
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 997 58964 59961
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1394 59969 61363
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1726 59848 61574
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2198 61593 63791
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2116 63810 65926
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1689 65942 67631
InceptionV3/InceptionV3/Mixed_5d/concat CPU 200 67631 67831
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 438 67859 68297
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2033 68304 70337
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3203 70350 73553
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2093 73568 75661
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1528 67864 69392
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 6852 69392 76244
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1492 76274 77766
InceptionV3/InceptionV3/Mixed_6a/concat CPU 138 77766 77904
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 676 77926 78602
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1444 77934 79378
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 924 79378 80302
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1085 80317 81402
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3401 78607 82008
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1125 81410 82535
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1132 82542 83674
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2453 82021 84474
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1220 83684 84904
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2717 84486 87203
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2138 84915 87053
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1206 87053 88259
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3917 87209 91126
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2640 91171 93811
InceptionV3/InceptionV3/Mixed_6b/concat CPU 136 93811 93947
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 671 93968 94639
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1455 93974 95429
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1014 95429 96443
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1325 96461 97786
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3366 94645 98011
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1377 97794 99171
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1353 99180 100533
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2813 98021 100834
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1469 100543 102012
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4118 100844 104962
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4862 104981 109843
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3399 109857 113256
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1395 113276 114671
InceptionV3/InceptionV3/Mixed_6c/concat CPU 131 114671 114802
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 668 114825 115493
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1521 114832 116353
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1002 116353 117355
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1294 117372 118666
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3357 115498 118855
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1373 118675 120048
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1281 120057 121338
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2834 118871 121705
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1391 121348 122739
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4123 121715 125838
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4888 125857 130745
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3386 130760 134146
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1367 134166 135533
InceptionV3/InceptionV3/Mixed_6d/concat CPU 129 135533 135662
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 704 135686 136390
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1538 135693 137231
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1070 137231 138301
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3465 136396 139861
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1564 138319 139883
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1643 139893 141536
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1558 141543 143101
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3417 139872 143289
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1651 143112 144763
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5760 143298 149058
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5898 149076 154974
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3375 154992 158367
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1416 158389 159805
InceptionV3/InceptionV3/Mixed_6e/concat CPU 131 159805 159936
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 249 159958 160207
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1359 159964 161323
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1076 161323 162399
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3330 160213 163543
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1644 162418 164062
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1562 164070 165632
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 716 165641 166357
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3085 163554 166639
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1365 166659 168024
InceptionV3/InceptionV3/Mixed_7a/concat CPU 49 168024 168073
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 261 168093 168354
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1300 168359 169659
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1269 168099 169368
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 805 169368 170173
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1052 170186 171238
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2525 169667 172192
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1000 171244 172244
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1047 172253 173300
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 187 173307 173494
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2481 172202 174683
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2436 174732 177168
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 29 177188 177217
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2082 177227 179309
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1366 179328 180694
InceptionV3/InceptionV3/Mixed_7b/concat CPU 71 180694 180765
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 416 180786 181202
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2098 181207 183305
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1291 180792 182083
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1232 182083 183315
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1051 183328 184379
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 957 184387 185344
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1033 185351 186384
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 183 186393 186576
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4123 183314 187437
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2456 187448 189904
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2454 189913 192367
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 21 192375 192396
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3302 192400 195702
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1393 195713 197106
InceptionV3/InceptionV3/Mixed_7c/concat CPU 75 197106 197181
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 130 197194 197324
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 742 197328 198070
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 198080 198083
InceptionV3/Logits/SpatialSqueeze CPU 2 198087 198089
InceptionV3/Predictions/Reshape CPU 2 198091 198093
InceptionV3/Predictions/Softmax CPU 14 198096 198110
InceptionV3/Predictions/Shape CPU 1 198113 198114
InceptionV3/Predictions/Reshape_1 CPU 1 198116 198117
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3390 431 3821
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2254 3855 6109
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3738 6109 9847
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5560 9877 15437
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2646 15576 18222
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1019 18222 19241
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1516 19275 20791
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 637 20791 21428
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 7937 21451 29388
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2237 29525 31762
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 798 31762 32560
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 725 32587 33312
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 790 33318 34108
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1282 32592 33874
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 449 33874 34323
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1079 34112 35191
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 983 34337 35320
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1512 35337 36849
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2287 35195 37482
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1358 37502 38860
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1452 38876 40328
InceptionV3/InceptionV3/Mixed_5b/concat CPU 167 40328 40495
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 922 40516 41438
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1630 40522 42152
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 481 42152 42633
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1830 41446 43276
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1224 42649 43873
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1834 43284 45118
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2443 45138 47581
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3489 47600 51089
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1908 51109 53017
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1435 53036 54471
InceptionV3/InceptionV3/Mixed_5c/concat CPU 197 54471 54668
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1053 54718 55771
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1671 54725 56396
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 615 56396 57011
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2077 55781 57858
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 996 57028 58024
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1362 58031 59393
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1728 57868 59596
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2215 59615 61830
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2108 61849 63957
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1396 63976 65372
InceptionV3/InceptionV3/Mixed_5d/concat CPU 201 65372 65573
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 430 65604 66034
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2014 66041 68055
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3262 68068 71330
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2139 71346 73485
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1551 65609 67160
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7213 67160 74373
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1521 74571 76092
InceptionV3/InceptionV3/Mixed_6a/concat CPU 139 76092 76231
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 695 76252 76947
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1446 76259 77705
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 922 77705 78627
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1078 78643 79721
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3427 76953 80380
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1126 79731 80857
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1074 80864 81938
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2425 80392 82817
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1225 81948 83173
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2719 82828 85547
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 1869 83181 85050
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1105 85050 86155
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3955 85554 89509
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2609 89561 92170
InceptionV3/InceptionV3/Mixed_6b/concat CPU 135 92170 92305
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 670 92328 92998
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1507 92334 93841
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1009 93841 94850
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1298 94866 96164
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3351 93005 96356
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1375 96172 97547
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1284 97557 98841
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2801 96367 99168
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1380 98849 100229
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4128 99177 103305
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4851 103321 108172
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3412 108187 111599
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1369 111620 112989
InceptionV3/InceptionV3/Mixed_6c/concat CPU 134 112989 113123
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 670 113170 113840
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1449 113176 114625
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1009 114625 115634
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1288 115652 116940
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3373 113846 117219
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1381 116949 118330
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1288 118338 119626
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2811 117235 120046
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1388 119634 121022
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4087 120055 124142
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4858 124161 129019
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3393 129035 132428
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1368 132449 133817
InceptionV3/InceptionV3/Mixed_6d/concat CPU 130 133817 133947
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 685 133970 134655
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1482 133976 135458
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1102 135458 136560
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3480 134661 138141
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2841 136578 139419
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3409 138152 141561
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2619 139442 142061
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1691 142076 143767
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1654 143782 145436
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5752 141575 147327
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5882 147345 153227
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3417 153246 156663
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1384 156683 158067
InceptionV3/InceptionV3/Mixed_6e/concat CPU 132 158067 158199
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 256 158221 158477
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1362 158227 159589
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1072 159589 160661
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3350 158482 161832
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1657 160678 162335
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1633 162344 163977
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 713 163987 164700
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3086 161843 164929
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1338 164951 166289
InceptionV3/InceptionV3/Mixed_7a/concat CPU 49 166289 166338
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 291 166357 166648
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1272 166654 167926
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1407 166364 167771
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 858 167771 168629
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1053 168642 169695
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2588 167932 170520
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 968 169702 170670
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1050 170679 171729
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 199 171736 171935
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2463 170534 172997
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2443 173048 175491
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 30 175510 175540
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2095 175550 177645
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1366 177667 179033
InceptionV3/InceptionV3/Mixed_7b/concat CPU 75 179033 179108
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 414 179129 179543
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2057 179548 181605
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1422 179136 180558
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1222 180558 181780
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1042 181793 182835
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1042 182843 183885
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 953 183892 184845
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 196 184854 185050
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4124 181617 185741
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2459 185751 188210
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2470 188219 190689
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 21 190698 190719
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3301 190723 194024
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1385 194033 195418
InceptionV3/InceptionV3/Mixed_7c/concat CPU 73 195418 195491
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 127 195503 195630
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 755 195634 196389
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 196399 196402
InceptionV3/Logits/SpatialSqueeze CPU 2 196406 196408
InceptionV3/Predictions/Reshape CPU 1 196411 196412
InceptionV3/Predictions/Softmax CPU 15 196415 196430
InceptionV3/Predictions/Shape CPU 0 196433 196433
InceptionV3/Predictions/Reshape_1 CPU 1 196437 196438
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3428 496 3924
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2418 3957 6375
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3567 6375 9942
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5464 9971 15435
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2635 15572 18207
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1047 18207 19254
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 2370 19289 21659
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 1219 21659 22878
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 7667 22902 30569
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2275 30705 32980
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 817 32980 33797
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 694 33826 34520
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 781 34526 35307
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1073 35312 36385
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2237 33831 36068
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1197 36068 37265
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1212 37283 38495
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2147 36391 38538
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1428 38513 39941
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1503 38547 40050
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1707 40070 41777
InceptionV3/InceptionV3/Mixed_5b/concat CPU 170 41777 41947
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 956 41970 42926
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1785 42934 44719
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 2556 41976 44532
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 1236 44532 45768
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1905 44726 46631
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1228 45786 47014
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2423 46640 49063
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3514 49080 52594
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1903 52612 54515
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1442 54533 55975
InceptionV3/InceptionV3/Mixed_5c/concat CPU 199 55975 56174
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1054 56228 57282
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2060 57291 59351
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2555 56236 58791
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1195 58791 59986
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1696 59358 61054
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1217 60001 61218
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1545 61225 62770
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2416 61060 63476
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2110 63495 65605
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1675 65626 67301
InceptionV3/InceptionV3/Mixed_5d/concat CPU 201 67301 67502
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 437 67536 67973
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1986 67980 69966
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3106 69972 73078
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2117 73092 75209
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 2419 67542 69961
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 6862 69961 76823
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1511 77081 78592
InceptionV3/InceptionV3/Mixed_6a/concat CPU 139 78592 78731
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 676 78772 79448
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1430 78781 80211
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 930 80211 81141
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1084 81157 82241
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3418 79453 82871
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1123 82251 83374
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1080 83381 84461
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2436 82882 85318
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1225 84469 85694
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2725 85330 88055
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 1924 85704 87628
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1094 87628 88722
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3920 88063 91983
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2669 92036 94705
InceptionV3/InceptionV3/Mixed_6b/concat CPU 139 94705 94844
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 718 94869 95587
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1619 94884 96503
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1067 96503 97570
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3362 95594 98956
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1622 97594 99216
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1449 99232 100681
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2825 98969 101794
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1292 100691 101983
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1384 101992 103376
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4109 101805 105914
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4840 105933 110773
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3451 110791 114242
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1467 114263 115730
InceptionV3/InceptionV3/Mixed_6c/concat CPU 130 115730 115860
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 669 115883 116552
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1506 115889 117395
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1012 117395 118407
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1295 118427 119722
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3377 116558 119935
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1377 119731 121108
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1286 121117 122403
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2836 119952 122788
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1395 122411 123806
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4121 122798 126919
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4886 126940 131826
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3397 131843 135240
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1372 135262 136634
InceptionV3/InceptionV3/Mixed_6d/concat CPU 134 136634 136768
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 682 136790 137472
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1500 136799 138299
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1069 138299 139368
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1575 139386 140961
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3484 137478 140962
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1641 140971 142612
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1560 142620 144180
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3402 140974 144376
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1784 144192 145976
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5803 144386 150189
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5890 150206 156096
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3382 156114 159496
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1361 159517 160878
InceptionV3/InceptionV3/Mixed_6e/concat CPU 130 160878 161008
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 249 161030 161279
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1391 161037 162428
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1077 162428 163505
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3391 161284 164675
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1668 163525 165193
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1573 165200 166773
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 715 166781 167496
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3110 164685 167795
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1369 167817 169186
InceptionV3/InceptionV3/Mixed_7a/concat CPU 47 169186 169233
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 263 169252 169515
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1273 169519 170792
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1291 169260 170551
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 804 170551 171355
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1069 171367 172436
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2583 170798 173381
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1017 172442 173459
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 983 173468 174451
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 178 174458 174636
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2480 173391 175871
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2414 175919 178333
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 29 178353 178382
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2090 178393 180483
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1345 180507 181852
InceptionV3/InceptionV3/Mixed_7b/concat CPU 71 181852 181923
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 453 181945 182398
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2057 182405 184462
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1441 181951 183392
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1225 183392 184617
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1071 184631 185702
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1128 185711 186839
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1138 186847 187985
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 212 188000 188212
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4291 184474 188765
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2379 188776 191155
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2454 191165 193619
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 22 193631 193653
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3327 193658 196985
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1424 196999 198423
InceptionV3/InceptionV3/Mixed_7c/concat CPU 74 198423 198497
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 124 198512 198636
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 774 198639 199413
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 199428 199431
InceptionV3/Logits/SpatialSqueeze CPU 2 199435 199437
InceptionV3/Predictions/Reshape CPU 1 199440 199441
InceptionV3/Predictions/Softmax CPU 16 199444 199460
InceptionV3/Predictions/Shape CPU 0 199464 199464
InceptionV3/Predictions/Reshape_1 CPU 1 199467 199468
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3441 472 3913
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2350 3955 6305
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3883 6305 10188
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5677 10220 15897
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2710 16089 18799
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1023 18799 19822
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1727 19858 21585
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 661 21585 22246
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 8106 22271 30377
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2286 30561 32847
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 816 32847 33663
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 699 33694 34393
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 820 34400 35220
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1581 33700 35281
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 470 35281 35751
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1076 35227 36303
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1030 35770 36800
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1544 36818 38362
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2291 36307 38598
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1379 38618 39997
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1479 40015 41494
InceptionV3/InceptionV3/Mixed_5b/concat CPU 170 41494 41664
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 928 41687 42615
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1611 41739 43350
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 564 43350 43914
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1787 42623 44410
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1534 43931 45465
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1903 44417 46320
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2462 46338 48800
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3541 48820 52361
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1896 52381 54277
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1460 54297 55757
InceptionV3/InceptionV3/Mixed_5c/concat CPU 201 55757 55958
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1067 56008 57075
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1821 56016 57837
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 602 57837 58439
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2068 57085 59153
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1009 58458 59467
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1430 59475 60905
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1806 59161 60967
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2215 60985 63200
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2145 63220 65365
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1425 65386 66811
InceptionV3/InceptionV3/Mixed_5d/concat CPU 202 66811 67013
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 445 67046 67491
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2006 67499 69505
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3247 69517 72764
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2147 72782 74929
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1765 67051 68816
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7029 68816 75845
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1472 75877 77349
InceptionV3/InceptionV3/Mixed_6a/concat CPU 138 77349 77487
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 706 77508 78214
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1503 77516 79019
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 909 79019 79928
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1102 79943 81045
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3431 78220 81651
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1133 81056 82189
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1080 82196 83276
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2462 81663 84125
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1218 83287 84505
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2722 84136 86858
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2831 84515 87346
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1197 87346 88543
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3914 86866 90780
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2632 90828 93460
InceptionV3/InceptionV3/Mixed_6b/concat CPU 135 93460 93595
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 674 93617 94291
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2335 93623 95958
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1186 95958 97144
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3388 94298 97686
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1343 97159 98502
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1418 98511 99929
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2810 97696 100506
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1352 99938 101290
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1442 101298 102740
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4071 100516 104587
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4854 104604 109458
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3432 109473 112905
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1372 112926 114298
InceptionV3/InceptionV3/Mixed_6c/concat CPU 132 114298 114430
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 701 114452 115153
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2337 114459 116796
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1193 116796 117989
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3379 115158 118537
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1341 118007 119348
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1419 119367 120786
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2823 118546 121369
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1339 120798 122137
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1442 122146 123588
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4088 121379 125467
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4871 125486 130357
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3406 130375 133781
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1379 133802 135181
InceptionV3/InceptionV3/Mixed_6d/concat CPU 129 135181 135310
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 683 135331 136014
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2342 135338 137680
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1192 137680 138872
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3464 136019 139483
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1630 138889 140519
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1679 140528 142207
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3435 139494 142929
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1607 142215 143822
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1693 143832 145525
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5812 142939 148751
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5887 148767 154654
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3377 154673 158050
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1367 158071 159438
InceptionV3/InceptionV3/Mixed_6e/concat CPU 132 159438 159570
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 253 159590 159843
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2231 159597 161828
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1188 161828 163016
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3345 159848 163193
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1696 163033 164729
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1603 164737 166340
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3139 163204 166343
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1179 166349 167528
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1367 167548 168915
InceptionV3/InceptionV3/Mixed_7a/concat CPU 50 168915 168965
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 260 168984 169244
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1276 169248 170524
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2089 168992 171081
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1185 171081 172266
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2453 170530 172983
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1210 172279 173489
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1180 173496 174676
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2571 172999 175570
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1181 174686 175867
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 1180 175875 177055
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2426 175578 178004
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 28 178023 178051
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2084 178062 180146
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1404 180168 181572
InceptionV3/InceptionV3/Mixed_7b/concat CPU 72 181572 181644
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 420 181665 182085
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2020 182091 184111
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2210 181672 183882
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1319 183882 185201
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1209 185216 186425
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1177 186433 187610
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4163 184120 188283
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1180 187619 188799
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 1177 188808 189985
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2451 188297 190748
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2473 190756 193229
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 21 193238 193259
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3322 193264 196586
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1395 196597 197992
InceptionV3/InceptionV3/Mixed_7c/concat CPU 73 197992 198065
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 122 198076 198198
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 764 198202 198966
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 198977 198980
InceptionV3/Logits/SpatialSqueeze CPU 2 198984 198986
InceptionV3/Predictions/Reshape CPU 1 198989 198990
InceptionV3/Predictions/Softmax CPU 14 198993 199007
InceptionV3/Predictions/Shape CPU 0 199011 199011
InceptionV3/Predictions/Reshape_1 CPU 1 199014 199015
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3477 424 3901
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2978 3934 6912
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3564 6912 10476
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5431 10506 15937
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2651 16080 18731
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1031 18731 19762
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 2332 19796 22128
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 1203 22128 23331
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 7534 23355 30889
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2260 31032 33292
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 823 33292 34115
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 716 34143 34859
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 798 34866 35664
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1028 35669 36697
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2292 34146 36438
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1205 36438 37643
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1210 37659 38869
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2190 36701 38891
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1410 38890 40300
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1467 38900 40367
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1740 40387 42127
InceptionV3/InceptionV3/Mixed_5b/concat CPU 172 42127 42299
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 931 42321 43252
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1825 43259 45084
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 2587 42328 44915
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 1190 44915 46105
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1898 45091 46989
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1225 46120 47345
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2488 46999 49487
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3526 49508 53034
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1935 53055 54990
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1401 55009 56410
InceptionV3/InceptionV3/Mixed_5c/concat CPU 198 56410 56608
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1092 56655 57747
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2055 57756 59811
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2545 56663 59208
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1193 59208 60401
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1725 59817 61542
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1213 60419 61632
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1581 61639 63220
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2364 61549 63913
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2111 63932 66043
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1693 66064 67757
InceptionV3/InceptionV3/Mixed_5d/concat CPU 205 67757 67962
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 445 67996 68441
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1930 68449 70379
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3171 70385 73556
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2141 73573 75714
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 2402 68002 70404
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7019 70404 77423
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1439 77624 79063
InceptionV3/InceptionV3/Mixed_6a/concat CPU 141 79063 79204
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 675 79228 79903
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2359 79236 81595
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1198 81595 82793
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3393 79908 83301
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1190 82809 83999
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1185 84009 85194
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2422 83313 85735
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1185 85201 86386
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1179 86397 87576
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2686 85745 88431
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2786 87749 90535
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1193 90535 91728
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3933 88437 92370
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 3063 92416 95479
InceptionV3/InceptionV3/Mixed_6b/concat CPU 141 95479 95620
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 672 95643 96315
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2300 95649 97949
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1196 97949 99145
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3386 96321 99707
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1347 99160 100507
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1423 100516 101939
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2829 99717 102546
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1343 101950 103293
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1436 103300 104736
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4085 102556 106641
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4875 106660 111535
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3423 111549 114972
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1359 114992 116351
InceptionV3/InceptionV3/Mixed_6c/concat CPU 134 116351 116485
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 673 116508 117181
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2409 116514 118923
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1190 118923 120113
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3396 117186 120582
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1341 120132 121473
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1421 121494 122915
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2854 120592 123446
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1338 122924 124262
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1446 124285 125731
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4096 123457 127553
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4898 127572 132470
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3398 132485 135883
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1343 135903 137246
InceptionV3/InceptionV3/Mixed_6d/concat CPU 131 137246 137377
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 708 137398 138106
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2370 137405 139775
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1284 139775 141059
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3487 138112 141599
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1642 141075 142717
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1701 142726 144427
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3449 141613 145062
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1613 144437 146050
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1732 146060 147792
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5748 145073 150821
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5886 150838 156724
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3398 156743 160141
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1389 160163 161552
InceptionV3/InceptionV3/Mixed_6e/concat CPU 131 161552 161683
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 258 161705 161963
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2252 161712 163964
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1194 163964 165158
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3326 161968 165294
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1701 165176 166877
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3131 165304 168435
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1620 166885 168505
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1183 168522 169705
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1359 169893 171252
InceptionV3/InceptionV3/Mixed_7a/concat CPU 50 171252 171302
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 263 171320 171583
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1285 171587 172872
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2087 171329 173416
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1181 173416 174597
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2438 172877 175315
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1211 174611 175822
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1180 175828 177008
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2584 175330 177914
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1185 177017 178202
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 1182 178210 179392
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2417 177923 180340
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 30 180360 180390
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2130 180401 182531
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1345 182553 183898
InceptionV3/InceptionV3/Mixed_7b/concat CPU 71 183898 183969
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 453 183989 184442
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2038 184448 186486
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2230 183997 186227
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1297 186227 187524
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1226 187539 188765
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1179 188772 189951
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4101 186496 190597
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1180 189960 191140
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 1180 191149 192329
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2476 190611 193087
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2471 193095 195566
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 22 195574 195596
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3366 195601 198967
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1360 198987 200347
InceptionV3/InceptionV3/Mixed_7c/concat CPU 74 200347 200421
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 124 200433 200557
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 815 200560 201375
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 201387 201390
InceptionV3/Logits/SpatialSqueeze CPU 2 201394 201396
InceptionV3/Predictions/Reshape CPU 1 201399 201400
InceptionV3/Predictions/Softmax CPU 17 201402 201419
InceptionV3/Predictions/Shape CPU 0 201422 201422
InceptionV3/Predictions/Reshape_1 CPU 1 201426 201427
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3418 467 3885
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2265 3921 6186
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3763 6186 9949
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5592 9981 15573
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2698 15712 18410
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1031 18410 19441
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1460 19476 20936
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 664 20936 21600
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 7881 21625 29506
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2277 29647 31924
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 810 31924 32734
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 693 32761 33454
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 779 33461 34240
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1341 32765 34106
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 451 34106 34557
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1104 34246 35350
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1008 34573 35581
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1474 35599 37073
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2291 35357 37648
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1381 37668 39049
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1414 39065 40479
InceptionV3/InceptionV3/Mixed_5b/concat CPU 167 40479 40646
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 958 40668 41626
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1681 40675 42356
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 459 42356 42815
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1812 41634 43446
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1223 42829 44052
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1876 43453 45329
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2422 45346 47768
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3532 47788 51320
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1921 51341 53262
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1385 53281 54666
InceptionV3/InceptionV3/Mixed_5c/concat CPU 199 54666 54865
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1063 54930 55993
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1642 54896 56538
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 586 56538 57124
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2052 56003 58055
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 983 57138 58121
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1419 58129 59548
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1752 58061 59813
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2206 59831 62037
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2098 62056 64154
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1427 64174 65601
InceptionV3/InceptionV3/Mixed_5d/concat CPU 202 65601 65803
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 441 65835 66276
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2026 66283 68309
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3303 68321 71624
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2114 71640 73754
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1536 65840 67376
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7291 67376 74667
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1516 74899 76415
InceptionV3/InceptionV3/Mixed_6a/concat CPU 142 76415 76557
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 673 76578 77251
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1454 76592 78046
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 925 78046 78971
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1083 78988 80071
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3431 77256 80687
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1127 80081 81208
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1081 81217 82298
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2482 80699 83181
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1227 82310 83537
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2712 83193 85905
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 1889 83547 85436
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1065 85436 86501
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3964 85912 89876
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2581 89923 92504
InceptionV3/InceptionV3/Mixed_6b/concat CPU 137 92504 92641
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 677 92663 93340
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1414 92669 94083
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1009 94083 95092
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1299 95107 96406
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3391 93346 96737
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1375 96414 97789
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1287 97798 99085
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2826 96747 99573
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1423 99094 100517
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4121 99582 103703
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4882 103721 108603
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3418 108618 112036
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1365 112058 113423
InceptionV3/InceptionV3/Mixed_6c/concat CPU 132 113423 113555
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 676 113578 114254
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1483 113583 115066
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1016 115066 116082
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1288 116100 117388
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3384 114260 117644
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1373 117396 118769
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1292 118778 120070
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2864 117662 120526
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1386 120077 121463
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4134 120537 124671
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4894 124691 129585
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3398 129601 132999
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1338 133020 134358
InceptionV3/InceptionV3/Mixed_6d/concat CPU 134 134358 134492
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 709 134514 135223
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1493 134521 136014
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1062 136014 137076
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1579 137093 138672
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3502 135229 138731
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1667 138681 140348
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1589 140355 141944
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3433 138741 142174
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1648 141952 143600
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5783 142183 147966
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5874 147983 153857
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3377 153877 157254
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1389 157276 158665
InceptionV3/InceptionV3/Mixed_6e/concat CPU 132 158665 158797
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 251 158818 159069
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1360 158824 160184
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1068 160184 161252
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3360 159075 162435
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1659 161270 162929
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1579 162937 164516
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 722 164525 165247
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3088 162445 165533
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1324 165553 166877
InceptionV3/InceptionV3/Mixed_7a/concat CPU 47 166877 166924
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 260 166944 167204
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1307 167209 168516
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1347 166951 168298
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1008 168298 169306
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1092 169317 170409
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2471 168522 170993
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1035 170415 171450
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1004 171460 172464
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 186 172472 172658
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2515 171008 173523
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2434 173578 176012
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 30 176030 176060
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2088 176072 178160
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1373 178180 179553
InceptionV3/InceptionV3/Mixed_7b/concat CPU 73 179553 179626
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 419 179647 180066
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2104 180071 182175
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1298 179653 180951
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1225 180951 182176
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1057 182213 183270
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1055 183278 184333
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1010 184339 185349
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 175 185357 185532
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4145 182199 186344
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2474 186355 188829
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2428 188838 191266
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 21 191274 191295
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3309 191299 194608
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1382 194620 196002
InceptionV3/InceptionV3/Mixed_7c/concat CPU 75 196002 196077
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 123 196090 196213
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 773 196217 196990
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 197000 197003
InceptionV3/Logits/SpatialSqueeze CPU 2 197007 197009
InceptionV3/Predictions/Reshape CPU 1 197012 197013
InceptionV3/Predictions/Softmax CPU 15 197016 197031
InceptionV3/Predictions/Shape CPU 0 197035 197035
InceptionV3/Predictions/Reshape_1 CPU 1 197039 197040
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3453 446 3899
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2236 3933 6169
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3816 6169 9985
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5381 10011 15392
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2683 15533 18216
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1030 18216 19246
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1488 19280 20768
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 633 20768 21401
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 8068 21423 29491
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2258 29630 31888
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 846 31888 32734
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 724 32763 33487
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 787 33493 34280
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1042 34285 35327
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2238 32767 35005
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1188 35005 36193
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1210 36210 37420
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2168 35332 37500
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1432 37437 38869
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1470 37509 38979
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1734 38999 40733
InceptionV3/InceptionV3/Mixed_5b/concat CPU 169 40733 40902
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 925 40923 41848
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1810 41855 43665
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 2580 40930 43510
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 1189 43510 44699
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1869 43673 45542
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1237 44713 45950
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2481 45552 48033
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3548 48053 51601
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1940 51622 53562
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1412 53581 54993
InceptionV3/InceptionV3/Mixed_5c/concat CPU 197 54993 55190
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1058 55239 56297
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2067 56306 58373
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2540 55247 57787
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1189 57787 58976
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1726 58382 60108
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1213 58990 60203
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1590 60211 61801
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2375 60115 62490
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2114 62509 64623
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1681 64643 66324
InceptionV3/InceptionV3/Mixed_5d/concat CPU 232 66324 66556
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 446 66589 67035
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1933 67042 68975
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3179 68981 72160
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2158 72176 74334
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 2398 66596 68994
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7114 68994 76108
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1443 76309 77752
InceptionV3/InceptionV3/Mixed_6a/concat CPU 142 77752 77894
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 676 77917 78593
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1471 77925 79396
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 924 79396 80320
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1087 80338 81425
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3414 78598 82012
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1124 81434 82558
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1080 82566 83646
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2509 82024 84533
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1226 83654 84880
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2733 84546 87279
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 1893 84890 86783
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1066 86783 87849
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3963 87286 91249
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2600 91295 93895
InceptionV3/InceptionV3/Mixed_6b/concat CPU 136 93895 94031
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 671 94052 94723
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1419 94059 95478
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1024 95478 96502
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1290 96518 97808
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3382 94730 98112
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1380 97816 99196
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1280 99206 100486
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2820 98123 100943
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1397 100494 101891
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4132 100954 105086
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4872 105105 109977
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3426 109998 113424
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1364 113445 114809
InceptionV3/InceptionV3/Mixed_6c/concat CPU 132 114809 114941
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 672 114965 115637
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1463 114972 116435
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1041 116435 117476
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1304 117494 118798
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3378 115643 119021
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1389 118808 120197
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1287 120206 121493
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2856 119038 121894
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1382 121500 122882
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4132 121904 126036
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4871 126057 130928
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3398 130942 134340
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1337 134360 135697
InceptionV3/InceptionV3/Mixed_6d/concat CPU 129 135697 135826
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 709 135848 136557
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1516 135855 137371
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1067 137371 138438
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1580 138455 140035
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3495 136563 140058
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1658 140044 141702
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1635 141709 143344
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3389 140069 143458
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1649 143354 145003
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5768 143468 149236
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5893 149254 155147
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3411 155167 158578
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1394 158600 159994
InceptionV3/InceptionV3/Mixed_6e/concat CPU 130 159994 160124
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 258 160145 160403
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1363 160152 161515
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1068 161515 162583
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3375 160408 163783
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1658 162601 164259
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1574 164266 165840
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 733 165848 166581
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3097 163794 166891
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1321 166910 168231
InceptionV3/InceptionV3/Mixed_7a/concat CPU 48 168231 168279
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 260 168298 168558
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1298 168562 169860
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1258 168305 169563
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 818 169563 170381
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1061 170395 171456
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2592 169866 172458
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1027 171463 172490
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1036 172499 173535
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 165 173542 173707
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2510 172469 174979
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2447 175035 177482
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 29 177517 177546
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2088 177555 179643
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1417 179664 181081
InceptionV3/InceptionV3/Mixed_7b/concat CPU 72 181081 181153
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 418 181174 181592
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2103 181597 183700
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1303 181182 182485
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1230 182485 183715
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1056 183727 184783
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1090 184791 185881
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1024 185888 186912
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 157 186920 187077
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4147 183709 187856
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2451 187865 190316
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2443 190324 192767
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 21 192776 192797
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3342 192801 196143
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1379 196153 197532
InceptionV3/InceptionV3/Mixed_7c/concat CPU 75 197532 197607
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 127 197620 197747
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 770 197750 198520
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 4 198530 198534
InceptionV3/Logits/SpatialSqueeze CPU 2 198538 198540
InceptionV3/Predictions/Reshape CPU 1 198542 198543
InceptionV3/Predictions/Softmax CPU 15 198546 198561
InceptionV3/Predictions/Shape CPU 0 198565 198565
InceptionV3/Predictions/Reshape_1 CPU 1 198568 198569
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3425 443 3868
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2236 3901 6137
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3785 6137 9922
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5523 9952 15475
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2679 15616 18295
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1034 18295 19329
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1542 19363 20905
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 636 20905 21541
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 8226 21566 29792
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2254 29932 32186
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 818 32186 33004
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 726 33032 33758
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 789 33764 34553
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1354 33037 34391
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 450 34391 34841
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1071 34559 35630
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 995 34856 35851
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1488 35869 37357
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2310 35637 37947
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1341 37969 39310
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1444 39326 40770
InceptionV3/InceptionV3/Mixed_5b/concat CPU 167 40770 40937
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 925 40959 41884
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1680 40965 42645
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 460 42645 43105
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1836 41890 43726
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1278 43119 44397
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1834 43732 45566
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2447 45586 48033
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3534 48052 51586
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1939 51606 53545
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1392 53563 54955
InceptionV3/InceptionV3/Mixed_5c/concat CPU 199 54955 55154
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1060 55201 56261
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1712 55209 56921
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 581 56921 57502
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2086 56270 58356
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 995 57518 58513
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1474 58521 59995
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1773 58367 60140
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2178 60157 62335
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2100 62352 64452
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1399 64473 65872
InceptionV3/InceptionV3/Mixed_5d/concat CPU 204 65872 66076
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 451 66107 66558
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2042 66566 68608
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3356 68620 71976
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2150 71994 74144
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1587 66113 67700
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7322 67700 75022
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1468 75071 76539
InceptionV3/InceptionV3/Mixed_6a/concat CPU 158 76539 76697
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 671 76720 77391
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1450 76728 78178
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 906 78178 79084
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1066 79100 80166
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3413 77396 80809
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1102 80177 81279
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1054 81286 82340
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2455 80821 83276
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1182 82350 83532
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2656 83289 85945
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 1838 83540 85378
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1048 85378 86426
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3949 85952 89901
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2542 89968 92510
InceptionV3/InceptionV3/Mixed_6b/concat CPU 134 92510 92644
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 700 92665 93365
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1444 92672 94116
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 999 94116 95115
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1292 95130 96422
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3399 93371 96770
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1370 96430 97800
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1282 97811 99093
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2790 96780 99570
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1381 99101 100482
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4133 99579 103712
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4847 103729 108576
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3445 108592 112037
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1374 112059 113433
InceptionV3/InceptionV3/Mixed_6c/concat CPU 134 113433 113567
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 672 113590 114262
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1473 113598 115071
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1012 115071 116083
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1294 116101 117395
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3395 114267 117662
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1376 117407 118783
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1288 118792 120080
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2864 117685 120549
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1378 120088 121466
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4127 120560 124687
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4834 124706 129540
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3401 129557 132958
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1362 132978 134340
InceptionV3/InceptionV3/Mixed_6d/concat CPU 130 134340 134470
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 679 134492 135171
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1454 134499 135953
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1068 135953 137021
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1569 137036 138605
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3463 135176 138639
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1654 138613 140267
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1590 140274 141864
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3413 138650 142063
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1661 141873 143534
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5817 142073 147890
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5872 147907 153779
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3412 153799 157211
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1353 157233 158586
InceptionV3/InceptionV3/Mixed_6e/concat CPU 131 158586 158717
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 259 158740 158999
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1369 158747 160116
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1068 160116 161184
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3369 159004 162373
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1653 161204 162857
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1585 162866 164451
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 725 164460 165185
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3144 162384 165528
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1350 165549 166899
InceptionV3/InceptionV3/Mixed_7a/concat CPU 49 166899 166948
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 263 166968 167231
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1263 167236 168499
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1178 166976 168154
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 817 168154 168971
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1059 168984 170043
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 984 170049 171033
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2581 168506 171087
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1033 171044 172077
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 181 172085 172266
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2486 171097 173583
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2437 173631 176068
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 31 176086 176117
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2093 176128 178221
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1347 178244 179591
InceptionV3/InceptionV3/Mixed_7b/concat CPU 70 179591 179661
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 453 179683 180136
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2069 180142 182211
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1344 179689 181033
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1224 181033 182257
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1064 182269 183333
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1081 183342 184423
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1074 184430 185504
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 152 185512 185664
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4188 182219 186407
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2464 186417 188881
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2476 188889 191365
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 22 191384 191406
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3334 191410 194744
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1364 194755 196119
InceptionV3/InceptionV3/Mixed_7c/concat CPU 74 196119 196193
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 122 196206 196328
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 792 196332 197124
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 197136 197139
InceptionV3/Logits/SpatialSqueeze CPU 2 197143 197145
InceptionV3/Predictions/Reshape CPU 1 197148 197149
InceptionV3/Predictions/Softmax CPU 15 197152 197167
InceptionV3/Predictions/Shape CPU 1 197170 197171
InceptionV3/Predictions/Reshape_1 CPU 1 197174 197175
InceptionV3/InceptionV3/Conv2d_1a_3x3/Conv2D CPU 3477 438 3915
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D/Convert Convert 2264 3950 6214
InceptionV3/InceptionV3/Conv2d_2a_3x3/Conv2D OpenCL 3735 6214 9949
InceptionV3/InceptionV3/Conv2d_2b_3x3/Conv2D OpenCL 5588 9978 15566
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool/Convert Convert 2701 15711 18412
InceptionV3/InceptionV3/MaxPool_3a_3x3/MaxPool CPU 1037 18412 19449
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D/Convert Convert 1499 19485 20984
InceptionV3/InceptionV3/Conv2d_3b_1x1/Conv2D OpenCL 634 20984 21618
InceptionV3/InceptionV3/Conv2d_4a_3x3/Conv2D OpenCL 8223 21642 29865
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool/Convert Convert 2281 30009 32290
InceptionV3/InceptionV3/MaxPool_5a_3x3/MaxPool CPU 826 32290 33116
InceptionV3/InceptionV3/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 695 33145 33840
InceptionV3/InceptionV3/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 790 33847 34637
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1294 33149 34443
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 452 34443 34895
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1121 34643 35764
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 994 34910 35904
InceptionV3/InceptionV3/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1491 35921 37412
InceptionV3/InceptionV3/Mixed_5b/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2275 35771 38046
InceptionV3/InceptionV3/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1369 38066 39435
InceptionV3/InceptionV3/Mixed_5b/concat/Convert Convert 1398 39451 40849
InceptionV3/InceptionV3/Mixed_5b/concat CPU 166 40849 41015
InceptionV3/InceptionV3/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 966 41037 42003
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D/Convert Convert 1633 41042 42675
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv2d_0b_1x1/Conv2D OpenCL 459 42675 43134
InceptionV3/InceptionV3/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1807 42012 43819
InceptionV3/InceptionV3/Mixed_5c/Branch_1/Conv_1_0c_5x5/Conv2D OpenCL 1246 43147 44393
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 1864 43826 45690
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2441 45709 48150
InceptionV3/InceptionV3/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3527 48169 51696
InceptionV3/InceptionV3/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1924 51714 53638
InceptionV3/InceptionV3/Mixed_5c/concat/Convert Convert 1422 53655 55077
InceptionV3/InceptionV3/Mixed_5c/concat CPU 202 55077 55279
InceptionV3/InceptionV3/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1059 55328 56387
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1674 55336 57010
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 584 57010 57594
InceptionV3/InceptionV3/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2097 56396 58493
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 992 57609 58601
InceptionV3/InceptionV3/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 1402 58610 60012
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1731 58499 60230
InceptionV3/InceptionV3/Mixed_5d/Branch_1/Conv2d_0b_5x5/Conv2D CPU 2236 60249 62485
InceptionV3/InceptionV3/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2086 62503 64589
InceptionV3/InceptionV3/Mixed_5d/concat/Convert Convert 1418 64607 66025
InceptionV3/InceptionV3/Mixed_5d/concat CPU 202 66025 66227
InceptionV3/InceptionV3/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 437 66261 66698
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2047 66705 68752
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 3382 68764 72146
InceptionV3/InceptionV3/Mixed_6a/Branch_1/Conv2d_1a_1x1/Conv2D CPU 2122 72164 74286
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D/Convert Convert 1616 66266 67882
InceptionV3/InceptionV3/Mixed_6a/Branch_0/Conv2d_1a_1x1/Conv2D OpenCL 7063 67882 74945
InceptionV3/InceptionV3/Mixed_6a/concat/Convert Convert 1694 75140 76834
InceptionV3/InceptionV3/Mixed_6a/concat CPU 146 76834 76980
InceptionV3/InceptionV3/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 681 77003 77684
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1574 77013 78587
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 971 78587 79558
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1105 79731 80836
InceptionV3/InceptionV3/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3384 77690 81074
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1135 80851 81986
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1075 81993 83068
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2545 81086 83631
InceptionV3/InceptionV3/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1221 83079 84300
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2729 83643 86372
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2158 84310 86468
InceptionV3/InceptionV3/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1066 86468 87534
InceptionV3/InceptionV3/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3929 86380 90309
InceptionV3/InceptionV3/Mixed_6b/concat/Convert Convert 2609 90358 92967
InceptionV3/InceptionV3/Mixed_6b/concat CPU 136 92967 93103
InceptionV3/InceptionV3/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 693 93126 93819
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1665 93132 94797
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 991 94797 95788
InceptionV3/InceptionV3/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3363 93825 97188
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1415 95806 97221
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1369 97229 98598
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1287 98607 99894
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2825 97198 100023
InceptionV3/InceptionV3/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1381 99902 101283
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4101 100033 104134
InceptionV3/InceptionV3/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4842 104151 108993
InceptionV3/InceptionV3/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3427 109009 112436
InceptionV3/InceptionV3/Mixed_6c/concat/Convert Convert 1361 112457 113818
InceptionV3/InceptionV3/Mixed_6c/concat CPU 131 113818 113949
InceptionV3/InceptionV3/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 678 113971 114649
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1511 113977 115488
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1015 115488 116503
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1293 116524 117817
InceptionV3/InceptionV3/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3375 114654 118029
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1378 117826 119204
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1289 119213 120502
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2867 118046 120913
InceptionV3/InceptionV3/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1381 120509 121890
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 4159 120924 125083
InceptionV3/InceptionV3/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4897 125101 129998
InceptionV3/InceptionV3/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3430 130015 133445
InceptionV3/InceptionV3/Mixed_6d/concat/Convert Convert 1369 133466 134835
InceptionV3/InceptionV3/Mixed_6d/concat CPU 134 134835 134969
InceptionV3/InceptionV3/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 679 134991 135670
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1542 134998 136540
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1070 136540 137610
InceptionV3/InceptionV3/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3483 135675 139158
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1585 137627 139212
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1679 139221 140900
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 1568 140907 142475
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3446 139170 142616
InceptionV3/InceptionV3/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 1755 142485 144240
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 5825 142626 148451
InceptionV3/InceptionV3/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 5881 148468 154349
InceptionV3/InceptionV3/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3393 154369 157762
InceptionV3/InceptionV3/Mixed_6e/concat/Convert Convert 1394 157783 159177
InceptionV3/InceptionV3/Mixed_6e/concat CPU 132 159177 159309
InceptionV3/InceptionV3/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 258 159330 159588
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1379 159338 160717
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1073 160717 161790
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3386 159594 162980
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 1657 161808 163465
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 1623 163472 165095
InceptionV3/InceptionV3/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 723 165104 165827
InceptionV3/InceptionV3/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3097 162991 166088
InceptionV3/InceptionV3/Mixed_7a/concat/Convert Convert 1329 166110 167439
InceptionV3/InceptionV3/Mixed_7a/concat CPU 49 167439 167488
InceptionV3/InceptionV3/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 261 167509 167770
InceptionV3/InceptionV3/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1304 167774 169078
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1329 167515 168844
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 816 168844 169660
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1069 169672 170741
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2603 169085 171688
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 992 170748 171740
InceptionV3/InceptionV3/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1046 171749 172795
InceptionV3/InceptionV3/Mixed_7b/Branch_2/concat OpenCL 177 172803 172980
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_3x1/Conv2D CPU 2472 171698 174170
InceptionV3/InceptionV3/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2435 174225 176660
InceptionV3/InceptionV3/Mixed_7b/Branch_1/concat CPU 30 176679 176709
InceptionV3/InceptionV3/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2102 176719 178821
InceptionV3/InceptionV3/Mixed_7b/concat/Convert Convert 1345 178843 180188
InceptionV3/InceptionV3/Mixed_7b/concat CPU 70 180188 180258
InceptionV3/InceptionV3/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 417 180278 180695
InceptionV3/InceptionV3/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2116 180700 182816
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1302 180284 181586
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1239 181586 182825
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1055 182838 183893
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0d_3x1/Conv2D OpenCL 1137 183900 185037
InceptionV3/InceptionV3/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1026 185045 186071
InceptionV3/InceptionV3/Mixed_7c/Branch_2/concat OpenCL 178 186079 186257
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4167 182826 186993
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 2463 187004 189467
InceptionV3/InceptionV3/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2469 189476 191945
InceptionV3/InceptionV3/Mixed_7c/Branch_1/concat CPU 22 191954 191976
InceptionV3/InceptionV3/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3316 191980 195296
InceptionV3/InceptionV3/Mixed_7c/concat/Convert Convert 1347 195307 196654
InceptionV3/InceptionV3/Mixed_7c/concat CPU 75 196654 196729
InceptionV3/Logits/AvgPool_1a_8x8/AvgPool CPU 127 196748 196875
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D CPU 773 196879 197652
InceptionV3/Logits/Conv2d_1c_1x1/Conv2D___tr4InceptionV3/Logits/SpatialSqueeze CPU 3 197663 197666
InceptionV3/Logits/SpatialSqueeze CPU 2 197670 197672
InceptionV3/Predictions/Reshape CPU 1 197674 197675
InceptionV3/Predictions/Softmax CPU 16 197678 197694
InceptionV3/Predictions/Shape CPU 0 197698 197698
InceptionV3/Predictions/Reshape_1 CPU 1 197701 197702
