<stg><name>tancalc</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:0  %cmpr_local_0_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:1  %cmpr_local_1_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_1_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:2  %cmpr_local_2_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_2_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:3  %cmpr_local_3_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_3_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:4  %cmpr_local_4_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_4_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:5  %cmpr_local_5_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_5_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:6  %cmpr_local_6_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_6_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:7  %cmpr_local_7_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_7_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:8  %cmpr_local_8_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_8_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:9  %cmpr_local_9_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_9_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:10  %cmpr_local_10_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_10_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:11  %cmpr_local_11_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_11_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:12  %cmpr_local_12_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_12_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:13  %cmpr_local_13_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_13_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:14  %cmpr_local_14_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_14_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1024" op_0_bw="32">
<![CDATA[
codeRepl:15  %cmpr_local_15_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:16  %cmprpop_local_0_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:17  %cmprpop_local_1_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:18  %cmprpop_local_2_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:19  %cmprpop_local_3_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:20  %cmprpop_local_4_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:21  %cmprpop_local_5_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:22  %cmprpop_local_6_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:23  %cmprpop_local_7_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_V_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:24  %cmprpop_local_8_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:25  %cmprpop_local_9_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_V_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:26  %cmprpop_local_10_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:27  %cmprpop_local_11_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:28  %cmprpop_local_12_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:29  %cmprpop_local_13_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32">
<![CDATA[
codeRepl:30  %cmprpop_local_14_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
codeRepl:31  %cmprpop_local_15_V_1 = alloca i10

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:32  %output_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_V)

]]></Node>
<StgValue><ssdm name="output_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:33  %input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:34  %output_V3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %output_V_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="output_V3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:35  %input_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %input_V_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="input_V1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:37  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:38  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @tancalc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln74"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:41  call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln76"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:42  call void (...)* @_ssdm_op_SpecInterface(i64 %output_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln77"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:43  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str11, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln78"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:44  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %cmpr_chunk_num_0_i = phi i3 [ 0, %codeRepl ], [ %cmpr_chunk_num, %codeRepl17 ]

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num_0_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln92 = icmp eq i3 %cmpr_chunk_num_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %cmpr_chunk_num = add i3 %cmpr_chunk_num_0_i, 1

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln92, label %tancalc_.exit, label %codeRepl17

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:0  %cmpr_local_0_V_1_load = load i1024* %cmpr_local_0_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:1  %cmpr_local_1_V_1_load = load i1024* %cmpr_local_1_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_1_V_1_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:2  %cmpr_local_2_V_1_load = load i1024* %cmpr_local_2_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_2_V_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:3  %cmpr_local_3_V_1_load = load i1024* %cmpr_local_3_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_3_V_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:4  %cmpr_local_4_V_1_load = load i1024* %cmpr_local_4_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_4_V_1_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:5  %cmpr_local_5_V_1_load = load i1024* %cmpr_local_5_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_5_V_1_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:6  %cmpr_local_6_V_1_load = load i1024* %cmpr_local_6_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_6_V_1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:7  %cmpr_local_7_V_1_load = load i1024* %cmpr_local_7_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_7_V_1_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:8  %cmpr_local_8_V_1_load = load i1024* %cmpr_local_8_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_8_V_1_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:9  %cmpr_local_9_V_1_load = load i1024* %cmpr_local_9_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_9_V_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:10  %cmpr_local_10_V_1_load = load i1024* %cmpr_local_10_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_10_V_1_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:11  %cmpr_local_11_V_1_load = load i1024* %cmpr_local_11_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_11_V_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:12  %cmpr_local_12_V_1_load = load i1024* %cmpr_local_12_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_12_V_1_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:13  %cmpr_local_13_V_1_load = load i1024* %cmpr_local_13_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_13_V_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:14  %cmpr_local_14_V_1_load = load i1024* %cmpr_local_14_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_14_V_1_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1024" op_0_bw="1024">
<![CDATA[
codeRepl17:15  %cmpr_local_15_V_1_load = load i1024* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:16  %cmprpop_local_0_V_1_load = load i11* %cmprpop_local_0_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V_1_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:17  %cmprpop_local_1_V_1_load = load i11* %cmprpop_local_1_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_V_1_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:18  %cmprpop_local_2_V_1_load = load i11* %cmprpop_local_2_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_V_1_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:19  %cmprpop_local_3_V_1_load = load i11* %cmprpop_local_3_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_V_1_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:20  %cmprpop_local_4_V_1_load = load i11* %cmprpop_local_4_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_V_1_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:21  %cmprpop_local_5_V_1_load = load i11* %cmprpop_local_5_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_V_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:22  %cmprpop_local_6_V_1_load = load i11* %cmprpop_local_6_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_V_1_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:23  %cmprpop_local_7_V_1_load = load i11* %cmprpop_local_7_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_V_1_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:24  %cmprpop_local_8_V_1_load = load i11* %cmprpop_local_8_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_V_1_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:25  %cmprpop_local_9_V_1_load = load i11* %cmprpop_local_9_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_V_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:26  %cmprpop_local_10_V_1_load = load i11* %cmprpop_local_10_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_V_1_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:27  %cmprpop_local_11_V_1_load = load i11* %cmprpop_local_11_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_V_1_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:28  %cmprpop_local_12_V_1_load = load i11* %cmprpop_local_12_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_V_1_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:29  %cmprpop_local_13_V_1_load = load i11* %cmprpop_local_13_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_V_1_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11">
<![CDATA[
codeRepl17:30  %cmprpop_local_14_V_1_load = load i11* %cmprpop_local_14_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_V_1_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10">
<![CDATA[
codeRepl17:31  %cmprpop_local_15_V_1_load = load i10* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="3">
<![CDATA[
codeRepl17:33  %trunc_ln93 = trunc i3 %cmpr_chunk_num_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
codeRepl17:34  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln93, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16559" op_0_bw="16559" op_1_bw="512" op_2_bw="58" op_3_bw="1024" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="10" op_35_bw="6">
<![CDATA[
codeRepl17:35  %tmp_1 = call fastcc { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } @data_read.1(i512* %gmem0, i58 %input_V1, i1024 %cmpr_local_0_V_1_load, i1024 %cmpr_local_1_V_1_load, i1024 %cmpr_local_2_V_1_load, i1024 %cmpr_local_3_V_1_load, i1024 %cmpr_local_4_V_1_load, i1024 %cmpr_local_5_V_1_load, i1024 %cmpr_local_6_V_1_load, i1024 %cmpr_local_7_V_1_load, i1024 %cmpr_local_8_V_1_load, i1024 %cmpr_local_9_V_1_load, i1024 %cmpr_local_10_V_1_load, i1024 %cmpr_local_11_V_1_load, i1024 %cmpr_local_12_V_1_load, i1024 %cmpr_local_13_V_1_load, i1024 %cmpr_local_14_V_1_load, i1024 %cmpr_local_15_V_1_load, i11 %cmprpop_local_0_V_1_load, i11 %cmprpop_local_1_V_1_load, i11 %cmprpop_local_2_V_1_load, i11 %cmprpop_local_3_V_1_load, i11 %cmprpop_local_4_V_1_load, i11 %cmprpop_local_5_V_1_load, i11 %cmprpop_local_6_V_1_load, i11 %cmprpop_local_7_V_1_load, i11 %cmprpop_local_8_V_1_load, i11 %cmprpop_local_9_V_1_load, i11 %cmprpop_local_10_V_1_load, i11 %cmprpop_local_11_V_1_load, i11 %cmprpop_local_12_V_1_load, i11 %cmprpop_local_13_V_1_load, i11 %cmprpop_local_14_V_1_load, i10 %cmprpop_local_15_V_1_load, i6 %shl_ln)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
tancalc_.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln141"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16559" op_0_bw="16559" op_1_bw="512" op_2_bw="58" op_3_bw="1024" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="10" op_35_bw="6">
<![CDATA[
codeRepl17:35  %tmp_1 = call fastcc { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } @data_read.1(i512* %gmem0, i58 %input_V1, i1024 %cmpr_local_0_V_1_load, i1024 %cmpr_local_1_V_1_load, i1024 %cmpr_local_2_V_1_load, i1024 %cmpr_local_3_V_1_load, i1024 %cmpr_local_4_V_1_load, i1024 %cmpr_local_5_V_1_load, i1024 %cmpr_local_6_V_1_load, i1024 %cmpr_local_7_V_1_load, i1024 %cmpr_local_8_V_1_load, i1024 %cmpr_local_9_V_1_load, i1024 %cmpr_local_10_V_1_load, i1024 %cmpr_local_11_V_1_load, i1024 %cmpr_local_12_V_1_load, i1024 %cmpr_local_13_V_1_load, i1024 %cmpr_local_14_V_1_load, i1024 %cmpr_local_15_V_1_load, i11 %cmprpop_local_0_V_1_load, i11 %cmprpop_local_1_V_1_load, i11 %cmprpop_local_2_V_1_load, i11 %cmprpop_local_3_V_1_load, i11 %cmprpop_local_4_V_1_load, i11 %cmprpop_local_5_V_1_load, i11 %cmprpop_local_6_V_1_load, i11 %cmprpop_local_7_V_1_load, i11 %cmprpop_local_8_V_1_load, i11 %cmprpop_local_9_V_1_load, i11 %cmprpop_local_10_V_1_load, i11 %cmprpop_local_11_V_1_load, i11 %cmprpop_local_12_V_1_load, i11 %cmprpop_local_13_V_1_load, i11 %cmprpop_local_14_V_1_load, i10 %cmprpop_local_15_V_1_load, i6 %shl_ln)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:36  %cmpr_local_0_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 0

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:37  %cmpr_local_1_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 1

]]></Node>
<StgValue><ssdm name="cmpr_local_1_V"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:38  %cmpr_local_2_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 2

]]></Node>
<StgValue><ssdm name="cmpr_local_2_V"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:39  %cmpr_local_3_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 3

]]></Node>
<StgValue><ssdm name="cmpr_local_3_V"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:40  %cmpr_local_4_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 4

]]></Node>
<StgValue><ssdm name="cmpr_local_4_V"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:41  %cmpr_local_5_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 5

]]></Node>
<StgValue><ssdm name="cmpr_local_5_V"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:42  %cmpr_local_6_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 6

]]></Node>
<StgValue><ssdm name="cmpr_local_6_V"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:43  %cmpr_local_7_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 7

]]></Node>
<StgValue><ssdm name="cmpr_local_7_V"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:44  %cmpr_local_8_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 8

]]></Node>
<StgValue><ssdm name="cmpr_local_8_V"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:45  %cmpr_local_9_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 9

]]></Node>
<StgValue><ssdm name="cmpr_local_9_V"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:46  %cmpr_local_10_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 10

]]></Node>
<StgValue><ssdm name="cmpr_local_10_V"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:47  %cmpr_local_11_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 11

]]></Node>
<StgValue><ssdm name="cmpr_local_11_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:48  %cmpr_local_12_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 12

]]></Node>
<StgValue><ssdm name="cmpr_local_12_V"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:49  %cmpr_local_13_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 13

]]></Node>
<StgValue><ssdm name="cmpr_local_13_V"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:50  %cmpr_local_14_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 14

]]></Node>
<StgValue><ssdm name="cmpr_local_14_V"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1024" op_0_bw="16559">
<![CDATA[
codeRepl17:51  %cmpr_local_15_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 15

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:52  %cmprpop_local_0_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 16

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:53  %cmprpop_local_1_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 17

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_V"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:54  %cmprpop_local_2_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 18

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_V"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:55  %cmprpop_local_3_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 19

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_V"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:56  %cmprpop_local_4_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 20

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_V"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:57  %cmprpop_local_5_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 21

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_V"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:58  %cmprpop_local_6_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 22

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_V"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:59  %cmprpop_local_7_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 23

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_V"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:60  %cmprpop_local_8_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 24

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_V"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:61  %cmprpop_local_9_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 25

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_V"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:62  %cmprpop_local_10_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 26

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_V"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:63  %cmprpop_local_11_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 27

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_V"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:64  %cmprpop_local_12_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 28

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_V"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:65  %cmprpop_local_13_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 29

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_V"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="16559">
<![CDATA[
codeRepl17:66  %cmprpop_local_14_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 30

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_V"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="16559">
<![CDATA[
codeRepl17:67  %cmprpop_local_15_V = extractvalue { i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i1024, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i10 } %tmp_1, 31

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="10">
<![CDATA[
codeRepl17:69  store i10 %cmprpop_local_15_V, i10* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:70  store i11 %cmprpop_local_14_V, i11* %cmprpop_local_14_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:71  store i11 %cmprpop_local_13_V, i11* %cmprpop_local_13_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:72  store i11 %cmprpop_local_12_V, i11* %cmprpop_local_12_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:73  store i11 %cmprpop_local_11_V, i11* %cmprpop_local_11_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:74  store i11 %cmprpop_local_10_V, i11* %cmprpop_local_10_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:75  store i11 %cmprpop_local_9_V, i11* %cmprpop_local_9_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:76  store i11 %cmprpop_local_8_V, i11* %cmprpop_local_8_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:77  store i11 %cmprpop_local_7_V, i11* %cmprpop_local_7_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:78  store i11 %cmprpop_local_6_V, i11* %cmprpop_local_6_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:79  store i11 %cmprpop_local_5_V, i11* %cmprpop_local_5_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:80  store i11 %cmprpop_local_4_V, i11* %cmprpop_local_4_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:81  store i11 %cmprpop_local_3_V, i11* %cmprpop_local_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:82  store i11 %cmprpop_local_2_V, i11* %cmprpop_local_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:83  store i11 %cmprpop_local_1_V, i11* %cmprpop_local_1_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
codeRepl17:84  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:85  store i1024 %cmpr_local_15_V, i1024* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:86  store i1024 %cmpr_local_14_V, i1024* %cmpr_local_14_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:87  store i1024 %cmpr_local_13_V, i1024* %cmpr_local_13_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:88  store i1024 %cmpr_local_12_V, i1024* %cmpr_local_12_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:89  store i1024 %cmpr_local_11_V, i1024* %cmpr_local_11_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:90  store i1024 %cmpr_local_10_V, i1024* %cmpr_local_10_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:91  store i1024 %cmpr_local_9_V, i1024* %cmpr_local_9_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:92  store i1024 %cmpr_local_8_V, i1024* %cmpr_local_8_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:93  store i1024 %cmpr_local_7_V, i1024* %cmpr_local_7_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:94  store i1024 %cmpr_local_6_V, i1024* %cmpr_local_6_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:95  store i1024 %cmpr_local_5_V, i1024* %cmpr_local_5_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:96  store i1024 %cmpr_local_4_V, i1024* %cmpr_local_4_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:97  store i1024 %cmpr_local_3_V, i1024* %cmpr_local_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:98  store i1024 %cmpr_local_2_V, i1024* %cmpr_local_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:99  store i1024 %cmpr_local_1_V, i1024* %cmpr_local_1_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
codeRepl17:100  store i1024 %cmpr_local_0_V, i1024* %cmpr_local_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="157" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="1024" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="10" op_35_bw="512" op_36_bw="58" op_37_bw="3" op_38_bw="16559" op_39_bw="16559">
<![CDATA[
codeRepl17:68  call fastcc void @dataflow_parent_loop_proc(i512* %gmem0, i58 %input_V1, i1024 %cmpr_local_0_V, i1024 %cmpr_local_1_V, i1024 %cmpr_local_2_V, i1024 %cmpr_local_3_V, i1024 %cmpr_local_4_V, i1024 %cmpr_local_5_V, i1024 %cmpr_local_6_V, i1024 %cmpr_local_7_V, i1024 %cmpr_local_8_V, i1024 %cmpr_local_9_V, i1024 %cmpr_local_10_V, i1024 %cmpr_local_11_V, i1024 %cmpr_local_12_V, i1024 %cmpr_local_13_V, i1024 %cmpr_local_14_V, i1024 %cmpr_local_15_V, i11 %cmprpop_local_0_V, i11 %cmprpop_local_1_V, i11 %cmprpop_local_2_V, i11 %cmprpop_local_3_V, i11 %cmprpop_local_4_V, i11 %cmprpop_local_5_V, i11 %cmprpop_local_6_V, i11 %cmprpop_local_7_V, i11 %cmprpop_local_8_V, i11 %cmprpop_local_9_V, i11 %cmprpop_local_10_V, i11 %cmprpop_local_11_V, i11 %cmprpop_local_12_V, i11 %cmprpop_local_13_V, i11 %cmprpop_local_14_V, i10 %cmprpop_local_15_V, i512* %gmem1, i58 %output_V3, i3 %cmpr_chunk_num_0_i)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl17:32  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="1024" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="11" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="10" op_35_bw="512" op_36_bw="58" op_37_bw="3" op_38_bw="16559" op_39_bw="16559">
<![CDATA[
codeRepl17:68  call fastcc void @dataflow_parent_loop_proc(i512* %gmem0, i58 %input_V1, i1024 %cmpr_local_0_V, i1024 %cmpr_local_1_V, i1024 %cmpr_local_2_V, i1024 %cmpr_local_3_V, i1024 %cmpr_local_4_V, i1024 %cmpr_local_5_V, i1024 %cmpr_local_6_V, i1024 %cmpr_local_7_V, i1024 %cmpr_local_8_V, i1024 %cmpr_local_9_V, i1024 %cmpr_local_10_V, i1024 %cmpr_local_11_V, i1024 %cmpr_local_12_V, i1024 %cmpr_local_13_V, i1024 %cmpr_local_14_V, i1024 %cmpr_local_15_V, i11 %cmprpop_local_0_V, i11 %cmprpop_local_1_V, i11 %cmprpop_local_2_V, i11 %cmprpop_local_3_V, i11 %cmprpop_local_4_V, i11 %cmprpop_local_5_V, i11 %cmprpop_local_6_V, i11 %cmprpop_local_7_V, i11 %cmprpop_local_8_V, i11 %cmprpop_local_9_V, i11 %cmprpop_local_10_V, i11 %cmprpop_local_11_V, i11 %cmprpop_local_12_V, i11 %cmprpop_local_13_V, i11 %cmprpop_local_14_V, i10 %cmprpop_local_15_V, i512* %gmem1, i58 %output_V3, i3 %cmpr_chunk_num_0_i)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
codeRepl17:101  br label %0

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
