<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>TBL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">TBL</h2><p>Programmable table lookup in one or two vector table (zeroing)</p>
      <p class="aml">This instruction reads each element of the second
source (index) vector and uses its value to select an indexed element from
a table of elements consisting of
   one or two consecutive vector registers,
   where the first or only vector
   holds the lower numbered elements,
and places the indexed table element in the destination vector element corresponding
to the index vector element.
If an index value is greater than or equal to the
 number of
vector elements,
then it places zero in the corresponding destination vector element.</p>
      <p class="aml">Since the index values can select any element in a vector this operation
is not naturally vector length agnostic.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_single_register_table">Single register table</a>
       and 
      <a href="#iclass_two_register_table">Two register table</a>
    </p>
    <h3 class="classheading"><a id="iclass_single_register_table"/>Single register table<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="tbl_z_zz_1"/><p class="asm-code">TBL  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a>, { <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a> }, <a href="#Zm" title="Is the name of the second source scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let d : integer = UInt(Zd);
let double_table : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_two_register_table"/>Two register table<span style="font-size:smaller;"><br/>(FEAT_SVE2 || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="5"/><td colspan="5"/><td class="droppedname">op</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="tbl_z_zz_2"/><p class="asm-code">TBL  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a>, { <a href="#Zn1__8" title="Is the name of the first scalable vector register of the first source multi-vector group, encoded in the &quot;Zn&quot; field.">&lt;Zn1&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Zn2__6" title="Is the name of the second scalable vector register of the first source multi-vector group, encoded in the &quot;Zn&quot; field.">&lt;Zn2&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a> }, <a href="#Zm" title="Is the name of the second source scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.<a href="#T__5" title="Is the size specifier, ">&lt;T&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let d : integer = UInt(Zd);
let double_table : boolean = TRUE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd&gt;</td><td><a id="Zd"/>
        
          <p class="aml">Is the name of the destination scalable vector register, encoded in the "Zd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__5"/>
        <p>Is the size specifier, 
          encoded in
          <q>size</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm"/>
        
          <p class="aml">Is the name of the second source scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__8"/>
        
          <p class="aml">Is the name of the first scalable vector register of the first source multi-vector group, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2&gt;</td><td><a id="Zn2__6"/>
        
          <p class="aml">Is the name of the second scalable vector register of the first source multi-vector group, encoded in the "Zn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV esize;
let indexes : bits(VL) = Z{}(m);
var result : bits(VL);
let table_size : integer{} = if double_table then VL*2 else VL;
let table_elems : integer = table_size DIV esize;
var table : bits(table_size);

if double_table then
    let top : bits(VL) = Z{}((n + 1) MOD 32);
    let bottom : bits(VL) = Z{}(n);
    table = (top::bottom)[table_size-1:0];
else
    table = <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{table_size}(n);
end;

for e = 0 to elements-1 do
    let idx : integer = UInt(indexes[e*:esize]);
    result[e*:esize] = if idx &lt; table_elems then table[idx*:esize] else Zeros{esize};
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
