// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_splitGray (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_in_data_stream_0_V_dout,
        img_in_data_stream_0_V_empty_n,
        img_in_data_stream_0_V_read,
        img_in_data_stream_1_V_dout,
        img_in_data_stream_1_V_empty_n,
        img_in_data_stream_1_V_read,
        img_in_data_stream_2_V_dout,
        img_in_data_stream_2_V_empty_n,
        img_in_data_stream_2_V_read,
        img_out_data_stream_0_V_din,
        img_out_data_stream_0_V_full_n,
        img_out_data_stream_0_V_write,
        img_out_data_stream_1_V_din,
        img_out_data_stream_1_V_full_n,
        img_out_data_stream_1_V_write,
        img_out_data_stream_2_V_din,
        img_out_data_stream_2_V_full_n,
        img_out_data_stream_2_V_write
);

parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv21_1FA3FF = 21'b111111010001111111111;
parameter    ap_const_lv16_96 = 16'b10010110;
parameter    ap_const_lv11_3C1 = 11'b1111000001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_780 = 11'b11110000000;
parameter    ap_const_lv16_4D = 16'b1001101;
parameter    ap_const_lv14_1D = 14'b11101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_in_data_stream_0_V_dout;
input   img_in_data_stream_0_V_empty_n;
output   img_in_data_stream_0_V_read;
input  [7:0] img_in_data_stream_1_V_dout;
input   img_in_data_stream_1_V_empty_n;
output   img_in_data_stream_1_V_read;
input  [7:0] img_in_data_stream_2_V_dout;
input   img_in_data_stream_2_V_empty_n;
output   img_in_data_stream_2_V_read;
output  [7:0] img_out_data_stream_0_V_din;
input   img_out_data_stream_0_V_full_n;
output   img_out_data_stream_0_V_write;
output  [7:0] img_out_data_stream_1_V_din;
input   img_out_data_stream_1_V_full_n;
output   img_out_data_stream_1_V_write;
output  [7:0] img_out_data_stream_2_V_din;
input   img_out_data_stream_2_V_full_n;
output   img_out_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_in_data_stream_0_V_read;
reg img_in_data_stream_1_V_read;
reg img_in_data_stream_2_V_read;
reg img_out_data_stream_0_V_write;
reg img_out_data_stream_1_V_write;
reg img_out_data_stream_2_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
wire   [0:0] exitcond_flatten_fu_171_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_36;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_sig_58;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_sig_81;
reg    ap_reg_ppiten_pp0_it3;
reg    img_in_data_stream_0_V_blk_n;
reg    img_in_data_stream_1_V_blk_n;
reg    img_in_data_stream_2_V_blk_n;
reg    img_out_data_stream_0_V_blk_n;
reg    img_out_data_stream_1_V_blk_n;
reg    img_out_data_stream_2_V_blk_n;
reg   [20:0] indvar_flatten2_reg_123;
reg   [0:0] exitcond4_reg_137;
reg   [10:0] col3_reg_151;
reg   [7:0] tmp_18_reg_266;
reg   [7:0] ap_reg_ppstg_tmp_18_reg_266_pp0_iter1;
reg   [7:0] tmp_19_reg_272;
reg   [7:0] ap_reg_ppstg_tmp_19_reg_272_pp0_iter1;
reg   [7:0] tmp_16_reg_278;
reg   [7:0] ap_reg_ppstg_tmp_16_reg_278_pp0_iter1;
wire   [20:0] indvar_flatten_next_fu_165_p2;
reg   [20:0] indvar_flatten_next_reg_284;
reg   [0:0] exitcond_flatten_reg_289;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2;
wire   [15:0] p_Val2_1_fu_180_p2;
reg   [15:0] p_Val2_1_reg_293;
wire   [7:0] tmp_17_fu_215_p3;
reg   [7:0] tmp_17_reg_298;
wire   [7:0] tmp_1_fu_222_p3;
reg   [7:0] tmp_1_reg_303;
wire   [7:0] tmp_2_fu_229_p3;
reg   [7:0] tmp_2_reg_308;
wire   [10:0] col_fu_236_p2;
reg   [10:0] col_reg_313;
wire   [0:0] exitcond_fu_242_p2;
reg   [0:0] exitcond_reg_318;
reg    ap_sig_137;
reg   [20:0] indvar_flatten2_phi_fu_127_p6;
reg   [0:0] exitcond4_phi_fu_141_p6;
reg   [10:0] col3_phi_fu_155_p6;
wire   [7:0] p_Val2_1_fu_180_p0;
wire   [10:0] col_mid2_fu_186_p3;
wire   [15:0] grp_fu_250_p3;
wire   [0:0] tmp_fu_194_p2;
wire   [7:0] gray_fu_206_p4;
wire   [7:0] grp_fu_250_p0;
wire   [7:0] grp_fu_250_p1;
wire   [15:0] grp_fu_258_p3;
wire   [7:0] grp_fu_258_p0;
wire   [5:0] grp_fu_258_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
wire   [15:0] grp_fu_250_p00;
wire   [13:0] grp_fu_258_p00;
wire   [15:0] p_Val2_1_fu_180_p00;
reg    ap_sig_143;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
end

filter_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
filter_mac_muladd_8ns_8ns_16ns_16_1_U10(
    .din0(grp_fu_250_p0),
    .din1(grp_fu_250_p1),
    .din2(grp_fu_258_p3),
    .dout(grp_fu_250_p3)
);

filter_mac_muladd_8ns_6ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
filter_mac_muladd_8ns_6ns_16ns_16_1_U11(
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .din2(p_Val2_1_reg_293),
    .dout(grp_fu_258_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_start;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_137)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_137)) begin
            ap_reg_ppiten_pp0_it3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2))) begin
        col3_reg_151 <= col_reg_313;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)))) begin
        col3_reg_151 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2))) begin
        exitcond4_reg_137 <= exitcond_reg_318;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)))) begin
        exitcond4_reg_137 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & (1'b0 == exitcond_flatten_reg_289))) begin
        indvar_flatten2_reg_123 <= indvar_flatten_next_reg_284;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_137) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & ~(1'b0 == exitcond_flatten_reg_289)))) begin
        indvar_flatten2_reg_123 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter1 <= exitcond_flatten_reg_289;
        ap_reg_ppstg_tmp_16_reg_278_pp0_iter1 <= tmp_16_reg_278;
        ap_reg_ppstg_tmp_18_reg_266_pp0_iter1 <= tmp_18_reg_266;
        ap_reg_ppstg_tmp_19_reg_272_pp0_iter1 <= tmp_19_reg_272;
        exitcond_flatten_reg_289 <= exitcond_flatten_fu_171_p2;
        p_Val2_1_reg_293[15 : 1] <= p_Val2_1_fu_180_p2[15 : 1];
        tmp_16_reg_278 <= img_in_data_stream_2_V_dout;
        tmp_18_reg_266 <= img_in_data_stream_0_V_dout;
        tmp_19_reg_272 <= img_in_data_stream_1_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1))) begin
        ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter1;
        tmp_17_reg_298 <= tmp_17_fu_215_p3;
        tmp_1_reg_303 <= tmp_1_fu_222_p3;
        tmp_2_reg_308 <= tmp_2_fu_229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        col_reg_313 <= col_fu_236_p2;
        exitcond_reg_318 <= exitcond_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_next_reg_284 <= indvar_flatten_next_fu_165_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(exitcond_flatten_fu_171_p2 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_36) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_reg_ppiten_pp0_it0) & (1'b0 == ap_reg_ppiten_pp0_it1) & (1'b0 == ap_reg_ppiten_pp0_it2))) begin
        ap_sig_pprstidle_pp0 = 1'b1;
    end else begin
        ap_sig_pprstidle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if (~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)) begin
            col3_phi_fu_155_p6 = ap_const_lv11_0;
        end else if ((1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)) begin
            col3_phi_fu_155_p6 = col_reg_313;
        end else begin
            col3_phi_fu_155_p6 = col3_reg_151;
        end
    end else begin
        col3_phi_fu_155_p6 = col3_reg_151;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        if (~(1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)) begin
            exitcond4_phi_fu_141_p6 = 1'b0;
        end else if ((1'b0 == ap_reg_ppstg_exitcond_flatten_reg_289_pp0_iter2)) begin
            exitcond4_phi_fu_141_p6 = exitcond_reg_318;
        end else begin
            exitcond4_phi_fu_141_p6 = exitcond4_reg_137;
        end
    end else begin
        exitcond4_phi_fu_141_p6 = exitcond4_reg_137;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in_data_stream_0_V_blk_n = img_in_data_stream_0_V_empty_n;
    end else begin
        img_in_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        img_in_data_stream_0_V_read = 1'b1;
    end else begin
        img_in_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in_data_stream_1_V_blk_n = img_in_data_stream_1_V_empty_n;
    end else begin
        img_in_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        img_in_data_stream_1_V_read = 1'b1;
    end else begin
        img_in_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        img_in_data_stream_2_V_blk_n = img_in_data_stream_2_V_empty_n;
    end else begin
        img_in_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        img_in_data_stream_2_V_read = 1'b1;
    end else begin
        img_in_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        img_out_data_stream_0_V_blk_n = img_out_data_stream_0_V_full_n;
    end else begin
        img_out_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_0_V_write = 1'b1;
    end else begin
        img_out_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        img_out_data_stream_1_V_blk_n = img_out_data_stream_1_V_full_n;
    end else begin
        img_out_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_1_V_write = 1'b1;
    end else begin
        img_out_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it3)) begin
        img_out_data_stream_2_V_blk_n = img_out_data_stream_2_V_full_n;
    end else begin
        img_out_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)))) begin
        img_out_data_stream_2_V_write = 1'b1;
    end else begin
        img_out_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_143) begin
        if (~(1'b0 == exitcond_flatten_reg_289)) begin
            indvar_flatten2_phi_fu_127_p6 = ap_const_lv21_0;
        end else if ((1'b0 == exitcond_flatten_reg_289)) begin
            indvar_flatten2_phi_fu_127_p6 = indvar_flatten_next_reg_284;
        end else begin
            indvar_flatten2_phi_fu_127_p6 = indvar_flatten2_reg_123;
        end
    end else begin
        indvar_flatten2_phi_fu_127_p6 = indvar_flatten2_reg_123;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_137) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~(1'b1 == ap_sig_pprstidle_pp0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_58) | (ap_sig_81 & (1'b1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == 1'b1)) & (1'b1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

always @ (*) begin
    ap_sig_137 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_sig_143 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1));
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_36 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_58 = ((img_in_data_stream_0_V_empty_n == 1'b0) | (img_in_data_stream_1_V_empty_n == 1'b0) | (img_in_data_stream_2_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_81 = ((img_out_data_stream_0_V_full_n == 1'b0) | (img_out_data_stream_1_V_full_n == 1'b0) | (img_out_data_stream_2_V_full_n == 1'b0));
end

assign col_fu_236_p2 = (col_mid2_fu_186_p3 + ap_const_lv11_1);

assign col_mid2_fu_186_p3 = ((exitcond4_phi_fu_141_p6[0:0] === 1'b1) ? ap_const_lv11_0 : col3_phi_fu_155_p6);

assign exitcond_flatten_fu_171_p2 = ((indvar_flatten2_phi_fu_127_p6 == ap_const_lv21_1FA3FF) ? 1'b1 : 1'b0);

assign exitcond_fu_242_p2 = ((col_fu_236_p2 == ap_const_lv11_780) ? 1'b1 : 1'b0);

assign gray_fu_206_p4 = {{grp_fu_250_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign grp_fu_250_p0 = grp_fu_250_p00;

assign grp_fu_250_p00 = ap_reg_ppstg_tmp_16_reg_278_pp0_iter1;

assign grp_fu_250_p1 = ap_const_lv16_4D;

assign grp_fu_258_p0 = grp_fu_258_p00;

assign grp_fu_258_p00 = ap_reg_ppstg_tmp_18_reg_266_pp0_iter1;

assign grp_fu_258_p1 = ap_const_lv14_1D;

assign img_out_data_stream_0_V_din = tmp_17_reg_298;

assign img_out_data_stream_1_V_din = tmp_1_reg_303;

assign img_out_data_stream_2_V_din = tmp_2_reg_308;

assign indvar_flatten_next_fu_165_p2 = (indvar_flatten2_phi_fu_127_p6 + ap_const_lv21_1);

assign p_Val2_1_fu_180_p0 = p_Val2_1_fu_180_p00;

assign p_Val2_1_fu_180_p00 = tmp_19_reg_272;

assign p_Val2_1_fu_180_p2 = (p_Val2_1_fu_180_p0 * $signed('h96));

assign tmp_17_fu_215_p3 = ((tmp_fu_194_p2[0:0] === 1'b1) ? ap_reg_ppstg_tmp_18_reg_266_pp0_iter1 : gray_fu_206_p4);

assign tmp_1_fu_222_p3 = ((tmp_fu_194_p2[0:0] === 1'b1) ? ap_reg_ppstg_tmp_19_reg_272_pp0_iter1 : gray_fu_206_p4);

assign tmp_2_fu_229_p3 = ((tmp_fu_194_p2[0:0] === 1'b1) ? ap_reg_ppstg_tmp_16_reg_278_pp0_iter1 : gray_fu_206_p4);

assign tmp_fu_194_p2 = ((col_mid2_fu_186_p3 < ap_const_lv11_3C1) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_Val2_1_reg_293[0] <= 1'b0;
end

endmodule //filter_splitGray
