#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LED__0__MASK 0x10u
#define LED__0__PC CYREG_PRT5_PC4
#define LED__0__PORT 5u
#define LED__0__SHIFT 4u
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__MASK 0x10u
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SHIFT 4u
#define LED__SLW CYREG_PRT5_SLW

/* Freq */
#define Freq_Sync_ctrl_reg__0__MASK 0x01u
#define Freq_Sync_ctrl_reg__0__POS 0
#define Freq_Sync_ctrl_reg__1__MASK 0x02u
#define Freq_Sync_ctrl_reg__1__POS 1
#define Freq_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Freq_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Freq_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Freq_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Freq_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Freq_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Freq_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Freq_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Freq_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Freq_Sync_ctrl_reg__2__MASK 0x04u
#define Freq_Sync_ctrl_reg__2__POS 2
#define Freq_Sync_ctrl_reg__3__MASK 0x08u
#define Freq_Sync_ctrl_reg__3__POS 3
#define Freq_Sync_ctrl_reg__4__MASK 0x10u
#define Freq_Sync_ctrl_reg__4__POS 4
#define Freq_Sync_ctrl_reg__5__MASK 0x20u
#define Freq_Sync_ctrl_reg__5__POS 5
#define Freq_Sync_ctrl_reg__6__MASK 0x40u
#define Freq_Sync_ctrl_reg__6__POS 6
#define Freq_Sync_ctrl_reg__7__MASK 0x80u
#define Freq_Sync_ctrl_reg__7__POS 7
#define Freq_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Freq_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Freq_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Freq_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Freq_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Freq_Sync_ctrl_reg__MASK 0xFFu
#define Freq_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Freq_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Freq_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* P1_1 */
#define P1_1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define P1_1__0__MASK 0x04u
#define P1_1__0__PC CYREG_PRT6_PC2
#define P1_1__0__PORT 6u
#define P1_1__0__SHIFT 2u
#define P1_1__AG CYREG_PRT6_AG
#define P1_1__AMUX CYREG_PRT6_AMUX
#define P1_1__BIE CYREG_PRT6_BIE
#define P1_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define P1_1__BYP CYREG_PRT6_BYP
#define P1_1__CTL CYREG_PRT6_CTL
#define P1_1__DM0 CYREG_PRT6_DM0
#define P1_1__DM1 CYREG_PRT6_DM1
#define P1_1__DM2 CYREG_PRT6_DM2
#define P1_1__DR CYREG_PRT6_DR
#define P1_1__INP_DIS CYREG_PRT6_INP_DIS
#define P1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define P1_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define P1_1__LCD_EN CYREG_PRT6_LCD_EN
#define P1_1__MASK 0x04u
#define P1_1__PORT 6u
#define P1_1__PRT CYREG_PRT6_PRT
#define P1_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define P1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define P1_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define P1_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define P1_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define P1_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define P1_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define P1_1__PS CYREG_PRT6_PS
#define P1_1__SHIFT 2u
#define P1_1__SLW CYREG_PRT6_SLW

/* P1_2 */
#define P1_2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define P1_2__0__MASK 0x02u
#define P1_2__0__PC CYREG_PRT2_PC1
#define P1_2__0__PORT 2u
#define P1_2__0__SHIFT 1u
#define P1_2__AG CYREG_PRT2_AG
#define P1_2__AMUX CYREG_PRT2_AMUX
#define P1_2__BIE CYREG_PRT2_BIE
#define P1_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1_2__BYP CYREG_PRT2_BYP
#define P1_2__CTL CYREG_PRT2_CTL
#define P1_2__DM0 CYREG_PRT2_DM0
#define P1_2__DM1 CYREG_PRT2_DM1
#define P1_2__DM2 CYREG_PRT2_DM2
#define P1_2__DR CYREG_PRT2_DR
#define P1_2__INP_DIS CYREG_PRT2_INP_DIS
#define P1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1_2__LCD_EN CYREG_PRT2_LCD_EN
#define P1_2__MASK 0x02u
#define P1_2__PORT 2u
#define P1_2__PRT CYREG_PRT2_PRT
#define P1_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1_2__PS CYREG_PRT2_PS
#define P1_2__SHIFT 1u
#define P1_2__SLW CYREG_PRT2_SLW

/* P1_3 */
#define P1_3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define P1_3__0__MASK 0x20u
#define P1_3__0__PC CYREG_PRT2_PC5
#define P1_3__0__PORT 2u
#define P1_3__0__SHIFT 5u
#define P1_3__AG CYREG_PRT2_AG
#define P1_3__AMUX CYREG_PRT2_AMUX
#define P1_3__BIE CYREG_PRT2_BIE
#define P1_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1_3__BYP CYREG_PRT2_BYP
#define P1_3__CTL CYREG_PRT2_CTL
#define P1_3__DM0 CYREG_PRT2_DM0
#define P1_3__DM1 CYREG_PRT2_DM1
#define P1_3__DM2 CYREG_PRT2_DM2
#define P1_3__DR CYREG_PRT2_DR
#define P1_3__INP_DIS CYREG_PRT2_INP_DIS
#define P1_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1_3__LCD_EN CYREG_PRT2_LCD_EN
#define P1_3__MASK 0x20u
#define P1_3__PORT 2u
#define P1_3__PRT CYREG_PRT2_PRT
#define P1_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1_3__PS CYREG_PRT2_PS
#define P1_3__SHIFT 5u
#define P1_3__SLW CYREG_PRT2_SLW

/* P1_4 */
#define P1_4__0__INTTYPE CYREG_PICU6_INTTYPE3
#define P1_4__0__MASK 0x08u
#define P1_4__0__PC CYREG_PRT6_PC3
#define P1_4__0__PORT 6u
#define P1_4__0__SHIFT 3u
#define P1_4__AG CYREG_PRT6_AG
#define P1_4__AMUX CYREG_PRT6_AMUX
#define P1_4__BIE CYREG_PRT6_BIE
#define P1_4__BIT_MASK CYREG_PRT6_BIT_MASK
#define P1_4__BYP CYREG_PRT6_BYP
#define P1_4__CTL CYREG_PRT6_CTL
#define P1_4__DM0 CYREG_PRT6_DM0
#define P1_4__DM1 CYREG_PRT6_DM1
#define P1_4__DM2 CYREG_PRT6_DM2
#define P1_4__DR CYREG_PRT6_DR
#define P1_4__INP_DIS CYREG_PRT6_INP_DIS
#define P1_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define P1_4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define P1_4__LCD_EN CYREG_PRT6_LCD_EN
#define P1_4__MASK 0x08u
#define P1_4__PORT 6u
#define P1_4__PRT CYREG_PRT6_PRT
#define P1_4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define P1_4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define P1_4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define P1_4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define P1_4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define P1_4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define P1_4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define P1_4__PS CYREG_PRT6_PS
#define P1_4__SHIFT 3u
#define P1_4__SLW CYREG_PRT6_SLW

/* P1_5 */
#define P1_5__0__INTTYPE CYREG_PICU0_INTTYPE1
#define P1_5__0__MASK 0x02u
#define P1_5__0__PC CYREG_PRT0_PC1
#define P1_5__0__PORT 0u
#define P1_5__0__SHIFT 1u
#define P1_5__AG CYREG_PRT0_AG
#define P1_5__AMUX CYREG_PRT0_AMUX
#define P1_5__BIE CYREG_PRT0_BIE
#define P1_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_5__BYP CYREG_PRT0_BYP
#define P1_5__CTL CYREG_PRT0_CTL
#define P1_5__DM0 CYREG_PRT0_DM0
#define P1_5__DM1 CYREG_PRT0_DM1
#define P1_5__DM2 CYREG_PRT0_DM2
#define P1_5__DR CYREG_PRT0_DR
#define P1_5__INP_DIS CYREG_PRT0_INP_DIS
#define P1_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_5__LCD_EN CYREG_PRT0_LCD_EN
#define P1_5__MASK 0x02u
#define P1_5__PORT 0u
#define P1_5__PRT CYREG_PRT0_PRT
#define P1_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_5__PS CYREG_PRT0_PS
#define P1_5__SHIFT 1u
#define P1_5__SLW CYREG_PRT0_SLW

/* P1_6 */
#define P1_6__0__INTTYPE CYREG_PICU0_INTTYPE3
#define P1_6__0__MASK 0x08u
#define P1_6__0__PC CYREG_PRT0_PC3
#define P1_6__0__PORT 0u
#define P1_6__0__SHIFT 3u
#define P1_6__AG CYREG_PRT0_AG
#define P1_6__AMUX CYREG_PRT0_AMUX
#define P1_6__BIE CYREG_PRT0_BIE
#define P1_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_6__BYP CYREG_PRT0_BYP
#define P1_6__CTL CYREG_PRT0_CTL
#define P1_6__DM0 CYREG_PRT0_DM0
#define P1_6__DM1 CYREG_PRT0_DM1
#define P1_6__DM2 CYREG_PRT0_DM2
#define P1_6__DR CYREG_PRT0_DR
#define P1_6__INP_DIS CYREG_PRT0_INP_DIS
#define P1_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_6__LCD_EN CYREG_PRT0_LCD_EN
#define P1_6__MASK 0x08u
#define P1_6__PORT 0u
#define P1_6__PRT CYREG_PRT0_PRT
#define P1_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_6__PS CYREG_PRT0_PS
#define P1_6__SHIFT 3u
#define P1_6__SLW CYREG_PRT0_SLW

/* P1_7 */
#define P1_7__0__INTTYPE CYREG_PICU0_INTTYPE0
#define P1_7__0__MASK 0x01u
#define P1_7__0__PC CYREG_PRT0_PC0
#define P1_7__0__PORT 0u
#define P1_7__0__SHIFT 0u
#define P1_7__AG CYREG_PRT0_AG
#define P1_7__AMUX CYREG_PRT0_AMUX
#define P1_7__BIE CYREG_PRT0_BIE
#define P1_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_7__BYP CYREG_PRT0_BYP
#define P1_7__CTL CYREG_PRT0_CTL
#define P1_7__DM0 CYREG_PRT0_DM0
#define P1_7__DM1 CYREG_PRT0_DM1
#define P1_7__DM2 CYREG_PRT0_DM2
#define P1_7__DR CYREG_PRT0_DR
#define P1_7__INP_DIS CYREG_PRT0_INP_DIS
#define P1_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_7__LCD_EN CYREG_PRT0_LCD_EN
#define P1_7__MASK 0x01u
#define P1_7__PORT 0u
#define P1_7__PRT CYREG_PRT0_PRT
#define P1_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_7__PS CYREG_PRT0_PS
#define P1_7__SHIFT 0u
#define P1_7__SLW CYREG_PRT0_SLW

/* P1_8 */
#define P1_8__0__INTTYPE CYREG_PICU4_INTTYPE2
#define P1_8__0__MASK 0x04u
#define P1_8__0__PC CYREG_PRT4_PC2
#define P1_8__0__PORT 4u
#define P1_8__0__SHIFT 2u
#define P1_8__AG CYREG_PRT4_AG
#define P1_8__AMUX CYREG_PRT4_AMUX
#define P1_8__BIE CYREG_PRT4_BIE
#define P1_8__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_8__BYP CYREG_PRT4_BYP
#define P1_8__CTL CYREG_PRT4_CTL
#define P1_8__DM0 CYREG_PRT4_DM0
#define P1_8__DM1 CYREG_PRT4_DM1
#define P1_8__DM2 CYREG_PRT4_DM2
#define P1_8__DR CYREG_PRT4_DR
#define P1_8__INP_DIS CYREG_PRT4_INP_DIS
#define P1_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_8__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_8__LCD_EN CYREG_PRT4_LCD_EN
#define P1_8__MASK 0x04u
#define P1_8__PORT 4u
#define P1_8__PRT CYREG_PRT4_PRT
#define P1_8__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_8__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_8__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_8__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_8__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_8__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_8__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_8__PS CYREG_PRT4_PS
#define P1_8__SHIFT 2u
#define P1_8__SLW CYREG_PRT4_SLW

/* P1_05 */
#define P1_05__0__INTTYPE CYREG_PICU4_INTTYPE7
#define P1_05__0__MASK 0x80u
#define P1_05__0__PC CYREG_PRT4_PC7
#define P1_05__0__PORT 4u
#define P1_05__0__SHIFT 7u
#define P1_05__AG CYREG_PRT4_AG
#define P1_05__AMUX CYREG_PRT4_AMUX
#define P1_05__BIE CYREG_PRT4_BIE
#define P1_05__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_05__BYP CYREG_PRT4_BYP
#define P1_05__CTL CYREG_PRT4_CTL
#define P1_05__DM0 CYREG_PRT4_DM0
#define P1_05__DM1 CYREG_PRT4_DM1
#define P1_05__DM2 CYREG_PRT4_DM2
#define P1_05__DR CYREG_PRT4_DR
#define P1_05__INP_DIS CYREG_PRT4_INP_DIS
#define P1_05__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_05__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_05__LCD_EN CYREG_PRT4_LCD_EN
#define P1_05__MASK 0x80u
#define P1_05__PORT 4u
#define P1_05__PRT CYREG_PRT4_PRT
#define P1_05__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_05__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_05__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_05__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_05__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_05__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_05__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_05__PS CYREG_PRT4_PS
#define P1_05__SHIFT 7u
#define P1_05__SLW CYREG_PRT4_SLW

/* P1_06 */
#define P1_06__0__INTTYPE CYREG_PICU4_INTTYPE6
#define P1_06__0__MASK 0x40u
#define P1_06__0__PC CYREG_PRT4_PC6
#define P1_06__0__PORT 4u
#define P1_06__0__SHIFT 6u
#define P1_06__AG CYREG_PRT4_AG
#define P1_06__AMUX CYREG_PRT4_AMUX
#define P1_06__BIE CYREG_PRT4_BIE
#define P1_06__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_06__BYP CYREG_PRT4_BYP
#define P1_06__CTL CYREG_PRT4_CTL
#define P1_06__DM0 CYREG_PRT4_DM0
#define P1_06__DM1 CYREG_PRT4_DM1
#define P1_06__DM2 CYREG_PRT4_DM2
#define P1_06__DR CYREG_PRT4_DR
#define P1_06__INP_DIS CYREG_PRT4_INP_DIS
#define P1_06__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_06__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_06__LCD_EN CYREG_PRT4_LCD_EN
#define P1_06__MASK 0x40u
#define P1_06__PORT 4u
#define P1_06__PRT CYREG_PRT4_PRT
#define P1_06__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_06__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_06__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_06__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_06__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_06__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_06__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_06__PS CYREG_PRT4_PS
#define P1_06__SHIFT 6u
#define P1_06__SLW CYREG_PRT4_SLW

/* P1_11 */
#define P1_11__0__INTTYPE CYREG_PICU0_INTTYPE7
#define P1_11__0__MASK 0x80u
#define P1_11__0__PC CYREG_PRT0_PC7
#define P1_11__0__PORT 0u
#define P1_11__0__SHIFT 7u
#define P1_11__AG CYREG_PRT0_AG
#define P1_11__AMUX CYREG_PRT0_AMUX
#define P1_11__BIE CYREG_PRT0_BIE
#define P1_11__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_11__BYP CYREG_PRT0_BYP
#define P1_11__CTL CYREG_PRT0_CTL
#define P1_11__DM0 CYREG_PRT0_DM0
#define P1_11__DM1 CYREG_PRT0_DM1
#define P1_11__DM2 CYREG_PRT0_DM2
#define P1_11__DR CYREG_PRT0_DR
#define P1_11__INP_DIS CYREG_PRT0_INP_DIS
#define P1_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_11__LCD_EN CYREG_PRT0_LCD_EN
#define P1_11__MASK 0x80u
#define P1_11__PORT 0u
#define P1_11__PRT CYREG_PRT0_PRT
#define P1_11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_11__PS CYREG_PRT0_PS
#define P1_11__SHIFT 7u
#define P1_11__SLW CYREG_PRT0_SLW

/* P1_12 */
#define P1_12__0__INTTYPE CYREG_PICU0_INTTYPE6
#define P1_12__0__MASK 0x40u
#define P1_12__0__PC CYREG_PRT0_PC6
#define P1_12__0__PORT 0u
#define P1_12__0__SHIFT 6u
#define P1_12__AG CYREG_PRT0_AG
#define P1_12__AMUX CYREG_PRT0_AMUX
#define P1_12__BIE CYREG_PRT0_BIE
#define P1_12__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_12__BYP CYREG_PRT0_BYP
#define P1_12__CTL CYREG_PRT0_CTL
#define P1_12__DM0 CYREG_PRT0_DM0
#define P1_12__DM1 CYREG_PRT0_DM1
#define P1_12__DM2 CYREG_PRT0_DM2
#define P1_12__DR CYREG_PRT0_DR
#define P1_12__INP_DIS CYREG_PRT0_INP_DIS
#define P1_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_12__LCD_EN CYREG_PRT0_LCD_EN
#define P1_12__MASK 0x40u
#define P1_12__PORT 0u
#define P1_12__PRT CYREG_PRT0_PRT
#define P1_12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_12__PS CYREG_PRT0_PS
#define P1_12__SHIFT 6u
#define P1_12__SLW CYREG_PRT0_SLW

/* P1_13 */
#define P1_13__0__INTTYPE CYREG_PICU0_INTTYPE5
#define P1_13__0__MASK 0x20u
#define P1_13__0__PC CYREG_PRT0_PC5
#define P1_13__0__PORT 0u
#define P1_13__0__SHIFT 5u
#define P1_13__AG CYREG_PRT0_AG
#define P1_13__AMUX CYREG_PRT0_AMUX
#define P1_13__BIE CYREG_PRT0_BIE
#define P1_13__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_13__BYP CYREG_PRT0_BYP
#define P1_13__CTL CYREG_PRT0_CTL
#define P1_13__DM0 CYREG_PRT0_DM0
#define P1_13__DM1 CYREG_PRT0_DM1
#define P1_13__DM2 CYREG_PRT0_DM2
#define P1_13__DR CYREG_PRT0_DR
#define P1_13__INP_DIS CYREG_PRT0_INP_DIS
#define P1_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_13__LCD_EN CYREG_PRT0_LCD_EN
#define P1_13__MASK 0x20u
#define P1_13__PORT 0u
#define P1_13__PRT CYREG_PRT0_PRT
#define P1_13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_13__PS CYREG_PRT0_PS
#define P1_13__SHIFT 5u
#define P1_13__SLW CYREG_PRT0_SLW

/* P1_14 */
#define P1_14__0__INTTYPE CYREG_PICU0_INTTYPE4
#define P1_14__0__MASK 0x10u
#define P1_14__0__PC CYREG_PRT0_PC4
#define P1_14__0__PORT 0u
#define P1_14__0__SHIFT 4u
#define P1_14__AG CYREG_PRT0_AG
#define P1_14__AMUX CYREG_PRT0_AMUX
#define P1_14__BIE CYREG_PRT0_BIE
#define P1_14__BIT_MASK CYREG_PRT0_BIT_MASK
#define P1_14__BYP CYREG_PRT0_BYP
#define P1_14__CTL CYREG_PRT0_CTL
#define P1_14__DM0 CYREG_PRT0_DM0
#define P1_14__DM1 CYREG_PRT0_DM1
#define P1_14__DM2 CYREG_PRT0_DM2
#define P1_14__DR CYREG_PRT0_DR
#define P1_14__INP_DIS CYREG_PRT0_INP_DIS
#define P1_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P1_14__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P1_14__LCD_EN CYREG_PRT0_LCD_EN
#define P1_14__MASK 0x10u
#define P1_14__PORT 0u
#define P1_14__PRT CYREG_PRT0_PRT
#define P1_14__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P1_14__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P1_14__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P1_14__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P1_14__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P1_14__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P1_14__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P1_14__PS CYREG_PRT0_PS
#define P1_14__SHIFT 4u
#define P1_14__SLW CYREG_PRT0_SLW

/* P1_19 */
#define P1_19__0__INTTYPE CYREG_PICU4_INTTYPE1
#define P1_19__0__MASK 0x02u
#define P1_19__0__PC CYREG_PRT4_PC1
#define P1_19__0__PORT 4u
#define P1_19__0__SHIFT 1u
#define P1_19__AG CYREG_PRT4_AG
#define P1_19__AMUX CYREG_PRT4_AMUX
#define P1_19__BIE CYREG_PRT4_BIE
#define P1_19__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_19__BYP CYREG_PRT4_BYP
#define P1_19__CTL CYREG_PRT4_CTL
#define P1_19__DM0 CYREG_PRT4_DM0
#define P1_19__DM1 CYREG_PRT4_DM1
#define P1_19__DM2 CYREG_PRT4_DM2
#define P1_19__DR CYREG_PRT4_DR
#define P1_19__INP_DIS CYREG_PRT4_INP_DIS
#define P1_19__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_19__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_19__LCD_EN CYREG_PRT4_LCD_EN
#define P1_19__MASK 0x02u
#define P1_19__PORT 4u
#define P1_19__PRT CYREG_PRT4_PRT
#define P1_19__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_19__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_19__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_19__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_19__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_19__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_19__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_19__PS CYREG_PRT4_PS
#define P1_19__SHIFT 1u
#define P1_19__SLW CYREG_PRT4_SLW

/* P1_20 */
#define P1_20__0__INTTYPE CYREG_PICU4_INTTYPE0
#define P1_20__0__MASK 0x01u
#define P1_20__0__PC CYREG_PRT4_PC0
#define P1_20__0__PORT 4u
#define P1_20__0__SHIFT 0u
#define P1_20__AG CYREG_PRT4_AG
#define P1_20__AMUX CYREG_PRT4_AMUX
#define P1_20__BIE CYREG_PRT4_BIE
#define P1_20__BIT_MASK CYREG_PRT4_BIT_MASK
#define P1_20__BYP CYREG_PRT4_BYP
#define P1_20__CTL CYREG_PRT4_CTL
#define P1_20__DM0 CYREG_PRT4_DM0
#define P1_20__DM1 CYREG_PRT4_DM1
#define P1_20__DM2 CYREG_PRT4_DM2
#define P1_20__DR CYREG_PRT4_DR
#define P1_20__INP_DIS CYREG_PRT4_INP_DIS
#define P1_20__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P1_20__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P1_20__LCD_EN CYREG_PRT4_LCD_EN
#define P1_20__MASK 0x01u
#define P1_20__PORT 4u
#define P1_20__PRT CYREG_PRT4_PRT
#define P1_20__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P1_20__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P1_20__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P1_20__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P1_20__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P1_20__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P1_20__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P1_20__PS CYREG_PRT4_PS
#define P1_20__SHIFT 0u
#define P1_20__SLW CYREG_PRT4_SLW

/* P1_21 */
#define P1_21__0__INTTYPE CYREG_PICU12_INTTYPE3
#define P1_21__0__MASK 0x08u
#define P1_21__0__PC CYREG_PRT12_PC3
#define P1_21__0__PORT 12u
#define P1_21__0__SHIFT 3u
#define P1_21__AG CYREG_PRT12_AG
#define P1_21__BIE CYREG_PRT12_BIE
#define P1_21__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_21__BYP CYREG_PRT12_BYP
#define P1_21__DM0 CYREG_PRT12_DM0
#define P1_21__DM1 CYREG_PRT12_DM1
#define P1_21__DM2 CYREG_PRT12_DM2
#define P1_21__DR CYREG_PRT12_DR
#define P1_21__INP_DIS CYREG_PRT12_INP_DIS
#define P1_21__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_21__MASK 0x08u
#define P1_21__PORT 12u
#define P1_21__PRT CYREG_PRT12_PRT
#define P1_21__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_21__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_21__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_21__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_21__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_21__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_21__PS CYREG_PRT12_PS
#define P1_21__SHIFT 3u
#define P1_21__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_21__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_21__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_21__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_21__SLW CYREG_PRT12_SLW

/* P1_22 */
#define P1_22__0__INTTYPE CYREG_PICU12_INTTYPE2
#define P1_22__0__MASK 0x04u
#define P1_22__0__PC CYREG_PRT12_PC2
#define P1_22__0__PORT 12u
#define P1_22__0__SHIFT 2u
#define P1_22__AG CYREG_PRT12_AG
#define P1_22__BIE CYREG_PRT12_BIE
#define P1_22__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_22__BYP CYREG_PRT12_BYP
#define P1_22__DM0 CYREG_PRT12_DM0
#define P1_22__DM1 CYREG_PRT12_DM1
#define P1_22__DM2 CYREG_PRT12_DM2
#define P1_22__DR CYREG_PRT12_DR
#define P1_22__INP_DIS CYREG_PRT12_INP_DIS
#define P1_22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_22__MASK 0x04u
#define P1_22__PORT 12u
#define P1_22__PRT CYREG_PRT12_PRT
#define P1_22__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_22__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_22__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_22__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_22__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_22__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_22__PS CYREG_PRT12_PS
#define P1_22__SHIFT 2u
#define P1_22__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_22__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_22__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_22__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_22__SLW CYREG_PRT12_SLW

/* P1_23 */
#define P1_23__0__INTTYPE CYREG_PICU15_INTTYPE3
#define P1_23__0__MASK 0x08u
#define P1_23__0__PC CYREG_IO_PC_PRT15_PC3
#define P1_23__0__PORT 15u
#define P1_23__0__SHIFT 3u
#define P1_23__AG CYREG_PRT15_AG
#define P1_23__AMUX CYREG_PRT15_AMUX
#define P1_23__BIE CYREG_PRT15_BIE
#define P1_23__BIT_MASK CYREG_PRT15_BIT_MASK
#define P1_23__BYP CYREG_PRT15_BYP
#define P1_23__CTL CYREG_PRT15_CTL
#define P1_23__DM0 CYREG_PRT15_DM0
#define P1_23__DM1 CYREG_PRT15_DM1
#define P1_23__DM2 CYREG_PRT15_DM2
#define P1_23__DR CYREG_PRT15_DR
#define P1_23__INP_DIS CYREG_PRT15_INP_DIS
#define P1_23__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P1_23__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P1_23__LCD_EN CYREG_PRT15_LCD_EN
#define P1_23__MASK 0x08u
#define P1_23__PORT 15u
#define P1_23__PRT CYREG_PRT15_PRT
#define P1_23__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P1_23__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P1_23__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P1_23__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P1_23__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P1_23__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P1_23__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P1_23__PS CYREG_PRT15_PS
#define P1_23__SHIFT 3u
#define P1_23__SLW CYREG_PRT15_SLW

/* P1_24 */
#define P1_24__0__INTTYPE CYREG_PICU15_INTTYPE2
#define P1_24__0__MASK 0x04u
#define P1_24__0__PC CYREG_IO_PC_PRT15_PC2
#define P1_24__0__PORT 15u
#define P1_24__0__SHIFT 2u
#define P1_24__AG CYREG_PRT15_AG
#define P1_24__AMUX CYREG_PRT15_AMUX
#define P1_24__BIE CYREG_PRT15_BIE
#define P1_24__BIT_MASK CYREG_PRT15_BIT_MASK
#define P1_24__BYP CYREG_PRT15_BYP
#define P1_24__CTL CYREG_PRT15_CTL
#define P1_24__DM0 CYREG_PRT15_DM0
#define P1_24__DM1 CYREG_PRT15_DM1
#define P1_24__DM2 CYREG_PRT15_DM2
#define P1_24__DR CYREG_PRT15_DR
#define P1_24__INP_DIS CYREG_PRT15_INP_DIS
#define P1_24__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P1_24__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P1_24__LCD_EN CYREG_PRT15_LCD_EN
#define P1_24__MASK 0x04u
#define P1_24__PORT 15u
#define P1_24__PRT CYREG_PRT15_PRT
#define P1_24__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P1_24__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P1_24__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P1_24__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P1_24__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P1_24__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P1_24__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P1_24__PS CYREG_PRT15_PS
#define P1_24__SHIFT 2u
#define P1_24__SLW CYREG_PRT15_SLW

/* P1_25 */
#define P1_25__0__INTTYPE CYREG_PICU12_INTTYPE1
#define P1_25__0__MASK 0x02u
#define P1_25__0__PC CYREG_PRT12_PC1
#define P1_25__0__PORT 12u
#define P1_25__0__SHIFT 1u
#define P1_25__AG CYREG_PRT12_AG
#define P1_25__BIE CYREG_PRT12_BIE
#define P1_25__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_25__BYP CYREG_PRT12_BYP
#define P1_25__DM0 CYREG_PRT12_DM0
#define P1_25__DM1 CYREG_PRT12_DM1
#define P1_25__DM2 CYREG_PRT12_DM2
#define P1_25__DR CYREG_PRT12_DR
#define P1_25__INP_DIS CYREG_PRT12_INP_DIS
#define P1_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_25__MASK 0x02u
#define P1_25__PORT 12u
#define P1_25__PRT CYREG_PRT12_PRT
#define P1_25__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_25__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_25__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_25__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_25__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_25__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_25__PS CYREG_PRT12_PS
#define P1_25__SHIFT 1u
#define P1_25__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_25__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_25__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_25__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_25__SLW CYREG_PRT12_SLW

/* P1_26 */
#define P1_26__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P1_26__0__MASK 0x01u
#define P1_26__0__PC CYREG_PRT12_PC0
#define P1_26__0__PORT 12u
#define P1_26__0__SHIFT 0u
#define P1_26__AG CYREG_PRT12_AG
#define P1_26__BIE CYREG_PRT12_BIE
#define P1_26__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1_26__BYP CYREG_PRT12_BYP
#define P1_26__DM0 CYREG_PRT12_DM0
#define P1_26__DM1 CYREG_PRT12_DM1
#define P1_26__DM2 CYREG_PRT12_DM2
#define P1_26__DR CYREG_PRT12_DR
#define P1_26__INP_DIS CYREG_PRT12_INP_DIS
#define P1_26__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1_26__MASK 0x01u
#define P1_26__PORT 12u
#define P1_26__PRT CYREG_PRT12_PRT
#define P1_26__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1_26__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1_26__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1_26__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1_26__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1_26__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1_26__PS CYREG_PRT12_PS
#define P1_26__SHIFT 0u
#define P1_26__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1_26__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1_26__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1_26__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1_26__SLW CYREG_PRT12_SLW

/* P1_27 */
#define P1_27__0__INTTYPE CYREG_PICU3_INTTYPE7
#define P1_27__0__MASK 0x80u
#define P1_27__0__PC CYREG_PRT3_PC7
#define P1_27__0__PORT 3u
#define P1_27__0__SHIFT 7u
#define P1_27__AG CYREG_PRT3_AG
#define P1_27__AMUX CYREG_PRT3_AMUX
#define P1_27__BIE CYREG_PRT3_BIE
#define P1_27__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_27__BYP CYREG_PRT3_BYP
#define P1_27__CTL CYREG_PRT3_CTL
#define P1_27__DM0 CYREG_PRT3_DM0
#define P1_27__DM1 CYREG_PRT3_DM1
#define P1_27__DM2 CYREG_PRT3_DM2
#define P1_27__DR CYREG_PRT3_DR
#define P1_27__INP_DIS CYREG_PRT3_INP_DIS
#define P1_27__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_27__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_27__LCD_EN CYREG_PRT3_LCD_EN
#define P1_27__MASK 0x80u
#define P1_27__PORT 3u
#define P1_27__PRT CYREG_PRT3_PRT
#define P1_27__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_27__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_27__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_27__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_27__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_27__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_27__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_27__PS CYREG_PRT3_PS
#define P1_27__SHIFT 7u
#define P1_27__SLW CYREG_PRT3_SLW

/* P1_28 */
#define P1_28__0__INTTYPE CYREG_PICU3_INTTYPE6
#define P1_28__0__MASK 0x40u
#define P1_28__0__PC CYREG_PRT3_PC6
#define P1_28__0__PORT 3u
#define P1_28__0__SHIFT 6u
#define P1_28__AG CYREG_PRT3_AG
#define P1_28__AMUX CYREG_PRT3_AMUX
#define P1_28__BIE CYREG_PRT3_BIE
#define P1_28__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_28__BYP CYREG_PRT3_BYP
#define P1_28__CTL CYREG_PRT3_CTL
#define P1_28__DM0 CYREG_PRT3_DM0
#define P1_28__DM1 CYREG_PRT3_DM1
#define P1_28__DM2 CYREG_PRT3_DM2
#define P1_28__DR CYREG_PRT3_DR
#define P1_28__INP_DIS CYREG_PRT3_INP_DIS
#define P1_28__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_28__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_28__LCD_EN CYREG_PRT3_LCD_EN
#define P1_28__MASK 0x40u
#define P1_28__PORT 3u
#define P1_28__PRT CYREG_PRT3_PRT
#define P1_28__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_28__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_28__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_28__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_28__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_28__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_28__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_28__PS CYREG_PRT3_PS
#define P1_28__SHIFT 6u
#define P1_28__SLW CYREG_PRT3_SLW

/* P1_29 */
#define P1_29__0__INTTYPE CYREG_PICU3_INTTYPE5
#define P1_29__0__MASK 0x20u
#define P1_29__0__PC CYREG_PRT3_PC5
#define P1_29__0__PORT 3u
#define P1_29__0__SHIFT 5u
#define P1_29__AG CYREG_PRT3_AG
#define P1_29__AMUX CYREG_PRT3_AMUX
#define P1_29__BIE CYREG_PRT3_BIE
#define P1_29__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_29__BYP CYREG_PRT3_BYP
#define P1_29__CTL CYREG_PRT3_CTL
#define P1_29__DM0 CYREG_PRT3_DM0
#define P1_29__DM1 CYREG_PRT3_DM1
#define P1_29__DM2 CYREG_PRT3_DM2
#define P1_29__DR CYREG_PRT3_DR
#define P1_29__INP_DIS CYREG_PRT3_INP_DIS
#define P1_29__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_29__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_29__LCD_EN CYREG_PRT3_LCD_EN
#define P1_29__MASK 0x20u
#define P1_29__PORT 3u
#define P1_29__PRT CYREG_PRT3_PRT
#define P1_29__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_29__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_29__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_29__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_29__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_29__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_29__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_29__PS CYREG_PRT3_PS
#define P1_29__SHIFT 5u
#define P1_29__SLW CYREG_PRT3_SLW

/* P1_30 */
#define P1_30__0__INTTYPE CYREG_PICU3_INTTYPE4
#define P1_30__0__MASK 0x10u
#define P1_30__0__PC CYREG_PRT3_PC4
#define P1_30__0__PORT 3u
#define P1_30__0__SHIFT 4u
#define P1_30__AG CYREG_PRT3_AG
#define P1_30__AMUX CYREG_PRT3_AMUX
#define P1_30__BIE CYREG_PRT3_BIE
#define P1_30__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_30__BYP CYREG_PRT3_BYP
#define P1_30__CTL CYREG_PRT3_CTL
#define P1_30__DM0 CYREG_PRT3_DM0
#define P1_30__DM1 CYREG_PRT3_DM1
#define P1_30__DM2 CYREG_PRT3_DM2
#define P1_30__DR CYREG_PRT3_DR
#define P1_30__INP_DIS CYREG_PRT3_INP_DIS
#define P1_30__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_30__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_30__LCD_EN CYREG_PRT3_LCD_EN
#define P1_30__MASK 0x10u
#define P1_30__PORT 3u
#define P1_30__PRT CYREG_PRT3_PRT
#define P1_30__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_30__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_30__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_30__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_30__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_30__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_30__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_30__PS CYREG_PRT3_PS
#define P1_30__SHIFT 4u
#define P1_30__SLW CYREG_PRT3_SLW

/* P1_31 */
#define P1_31__0__INTTYPE CYREG_PICU3_INTTYPE3
#define P1_31__0__MASK 0x08u
#define P1_31__0__PC CYREG_PRT3_PC3
#define P1_31__0__PORT 3u
#define P1_31__0__SHIFT 3u
#define P1_31__AG CYREG_PRT3_AG
#define P1_31__AMUX CYREG_PRT3_AMUX
#define P1_31__BIE CYREG_PRT3_BIE
#define P1_31__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_31__BYP CYREG_PRT3_BYP
#define P1_31__CTL CYREG_PRT3_CTL
#define P1_31__DM0 CYREG_PRT3_DM0
#define P1_31__DM1 CYREG_PRT3_DM1
#define P1_31__DM2 CYREG_PRT3_DM2
#define P1_31__DR CYREG_PRT3_DR
#define P1_31__INP_DIS CYREG_PRT3_INP_DIS
#define P1_31__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_31__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_31__LCD_EN CYREG_PRT3_LCD_EN
#define P1_31__MASK 0x08u
#define P1_31__PORT 3u
#define P1_31__PRT CYREG_PRT3_PRT
#define P1_31__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_31__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_31__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_31__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_31__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_31__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_31__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_31__PS CYREG_PRT3_PS
#define P1_31__SHIFT 3u
#define P1_31__SLW CYREG_PRT3_SLW

/* P1_32 */
#define P1_32__0__INTTYPE CYREG_PICU3_INTTYPE2
#define P1_32__0__MASK 0x04u
#define P1_32__0__PC CYREG_PRT3_PC2
#define P1_32__0__PORT 3u
#define P1_32__0__SHIFT 2u
#define P1_32__AG CYREG_PRT3_AG
#define P1_32__AMUX CYREG_PRT3_AMUX
#define P1_32__BIE CYREG_PRT3_BIE
#define P1_32__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_32__BYP CYREG_PRT3_BYP
#define P1_32__CTL CYREG_PRT3_CTL
#define P1_32__DM0 CYREG_PRT3_DM0
#define P1_32__DM1 CYREG_PRT3_DM1
#define P1_32__DM2 CYREG_PRT3_DM2
#define P1_32__DR CYREG_PRT3_DR
#define P1_32__INP_DIS CYREG_PRT3_INP_DIS
#define P1_32__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_32__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_32__LCD_EN CYREG_PRT3_LCD_EN
#define P1_32__MASK 0x04u
#define P1_32__PORT 3u
#define P1_32__PRT CYREG_PRT3_PRT
#define P1_32__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_32__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_32__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_32__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_32__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_32__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_32__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_32__PS CYREG_PRT3_PS
#define P1_32__SHIFT 2u
#define P1_32__SLW CYREG_PRT3_SLW

/* P1_33 */
#define P1_33__0__INTTYPE CYREG_PICU3_INTTYPE1
#define P1_33__0__MASK 0x02u
#define P1_33__0__PC CYREG_PRT3_PC1
#define P1_33__0__PORT 3u
#define P1_33__0__SHIFT 1u
#define P1_33__AG CYREG_PRT3_AG
#define P1_33__AMUX CYREG_PRT3_AMUX
#define P1_33__BIE CYREG_PRT3_BIE
#define P1_33__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_33__BYP CYREG_PRT3_BYP
#define P1_33__CTL CYREG_PRT3_CTL
#define P1_33__DM0 CYREG_PRT3_DM0
#define P1_33__DM1 CYREG_PRT3_DM1
#define P1_33__DM2 CYREG_PRT3_DM2
#define P1_33__DR CYREG_PRT3_DR
#define P1_33__INP_DIS CYREG_PRT3_INP_DIS
#define P1_33__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_33__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_33__LCD_EN CYREG_PRT3_LCD_EN
#define P1_33__MASK 0x02u
#define P1_33__PORT 3u
#define P1_33__PRT CYREG_PRT3_PRT
#define P1_33__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_33__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_33__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_33__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_33__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_33__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_33__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_33__PS CYREG_PRT3_PS
#define P1_33__SHIFT 1u
#define P1_33__SLW CYREG_PRT3_SLW

/* P1_34 */
#define P1_34__0__INTTYPE CYREG_PICU3_INTTYPE0
#define P1_34__0__MASK 0x01u
#define P1_34__0__PC CYREG_PRT3_PC0
#define P1_34__0__PORT 3u
#define P1_34__0__SHIFT 0u
#define P1_34__AG CYREG_PRT3_AG
#define P1_34__AMUX CYREG_PRT3_AMUX
#define P1_34__BIE CYREG_PRT3_BIE
#define P1_34__BIT_MASK CYREG_PRT3_BIT_MASK
#define P1_34__BYP CYREG_PRT3_BYP
#define P1_34__CTL CYREG_PRT3_CTL
#define P1_34__DM0 CYREG_PRT3_DM0
#define P1_34__DM1 CYREG_PRT3_DM1
#define P1_34__DM2 CYREG_PRT3_DM2
#define P1_34__DR CYREG_PRT3_DR
#define P1_34__INP_DIS CYREG_PRT3_INP_DIS
#define P1_34__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P1_34__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P1_34__LCD_EN CYREG_PRT3_LCD_EN
#define P1_34__MASK 0x01u
#define P1_34__PORT 3u
#define P1_34__PRT CYREG_PRT3_PRT
#define P1_34__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P1_34__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P1_34__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P1_34__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P1_34__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P1_34__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P1_34__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P1_34__PS CYREG_PRT3_PS
#define P1_34__SHIFT 0u
#define P1_34__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* EndPWMA */
#define EndPWMA_Sync_ctrl_reg__0__MASK 0x01u
#define EndPWMA_Sync_ctrl_reg__0__POS 0
#define EndPWMA_Sync_ctrl_reg__1__MASK 0x02u
#define EndPWMA_Sync_ctrl_reg__1__POS 1
#define EndPWMA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define EndPWMA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define EndPWMA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define EndPWMA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define EndPWMA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define EndPWMA_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define EndPWMA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define EndPWMA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define EndPWMA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define EndPWMA_Sync_ctrl_reg__2__MASK 0x04u
#define EndPWMA_Sync_ctrl_reg__2__POS 2
#define EndPWMA_Sync_ctrl_reg__3__MASK 0x08u
#define EndPWMA_Sync_ctrl_reg__3__POS 3
#define EndPWMA_Sync_ctrl_reg__4__MASK 0x10u
#define EndPWMA_Sync_ctrl_reg__4__POS 4
#define EndPWMA_Sync_ctrl_reg__5__MASK 0x20u
#define EndPWMA_Sync_ctrl_reg__5__POS 5
#define EndPWMA_Sync_ctrl_reg__6__MASK 0x40u
#define EndPWMA_Sync_ctrl_reg__6__POS 6
#define EndPWMA_Sync_ctrl_reg__7__MASK 0x80u
#define EndPWMA_Sync_ctrl_reg__7__POS 7
#define EndPWMA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define EndPWMA_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define EndPWMA_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define EndPWMA_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define EndPWMA_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define EndPWMA_Sync_ctrl_reg__MASK 0xFFu
#define EndPWMA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define EndPWMA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define EndPWMA_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* EndPWMB */
#define EndPWMB_Sync_ctrl_reg__0__MASK 0x01u
#define EndPWMB_Sync_ctrl_reg__0__POS 0
#define EndPWMB_Sync_ctrl_reg__1__MASK 0x02u
#define EndPWMB_Sync_ctrl_reg__1__POS 1
#define EndPWMB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define EndPWMB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define EndPWMB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define EndPWMB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define EndPWMB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define EndPWMB_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define EndPWMB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define EndPWMB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define EndPWMB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define EndPWMB_Sync_ctrl_reg__2__MASK 0x04u
#define EndPWMB_Sync_ctrl_reg__2__POS 2
#define EndPWMB_Sync_ctrl_reg__3__MASK 0x08u
#define EndPWMB_Sync_ctrl_reg__3__POS 3
#define EndPWMB_Sync_ctrl_reg__4__MASK 0x10u
#define EndPWMB_Sync_ctrl_reg__4__POS 4
#define EndPWMB_Sync_ctrl_reg__5__MASK 0x20u
#define EndPWMB_Sync_ctrl_reg__5__POS 5
#define EndPWMB_Sync_ctrl_reg__6__MASK 0x40u
#define EndPWMB_Sync_ctrl_reg__6__POS 6
#define EndPWMB_Sync_ctrl_reg__7__MASK 0x80u
#define EndPWMB_Sync_ctrl_reg__7__POS 7
#define EndPWMB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define EndPWMB_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define EndPWMB_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define EndPWMB_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define EndPWMB_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define EndPWMB_Sync_ctrl_reg__MASK 0xFFu
#define EndPWMB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define EndPWMB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define EndPWMB_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* StartPWMA */
#define StartPWMA_Sync_ctrl_reg__0__MASK 0x01u
#define StartPWMA_Sync_ctrl_reg__0__POS 0
#define StartPWMA_Sync_ctrl_reg__1__MASK 0x02u
#define StartPWMA_Sync_ctrl_reg__1__POS 1
#define StartPWMA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define StartPWMA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define StartPWMA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define StartPWMA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define StartPWMA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define StartPWMA_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define StartPWMA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define StartPWMA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define StartPWMA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define StartPWMA_Sync_ctrl_reg__2__MASK 0x04u
#define StartPWMA_Sync_ctrl_reg__2__POS 2
#define StartPWMA_Sync_ctrl_reg__3__MASK 0x08u
#define StartPWMA_Sync_ctrl_reg__3__POS 3
#define StartPWMA_Sync_ctrl_reg__4__MASK 0x10u
#define StartPWMA_Sync_ctrl_reg__4__POS 4
#define StartPWMA_Sync_ctrl_reg__5__MASK 0x20u
#define StartPWMA_Sync_ctrl_reg__5__POS 5
#define StartPWMA_Sync_ctrl_reg__6__MASK 0x40u
#define StartPWMA_Sync_ctrl_reg__6__POS 6
#define StartPWMA_Sync_ctrl_reg__7__MASK 0x80u
#define StartPWMA_Sync_ctrl_reg__7__POS 7
#define StartPWMA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define StartPWMA_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define StartPWMA_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define StartPWMA_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define StartPWMA_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define StartPWMA_Sync_ctrl_reg__MASK 0xFFu
#define StartPWMA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define StartPWMA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define StartPWMA_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* StartPWMB */
#define StartPWMB_Sync_ctrl_reg__0__MASK 0x01u
#define StartPWMB_Sync_ctrl_reg__0__POS 0
#define StartPWMB_Sync_ctrl_reg__1__MASK 0x02u
#define StartPWMB_Sync_ctrl_reg__1__POS 1
#define StartPWMB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define StartPWMB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define StartPWMB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define StartPWMB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define StartPWMB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define StartPWMB_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define StartPWMB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define StartPWMB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define StartPWMB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define StartPWMB_Sync_ctrl_reg__2__MASK 0x04u
#define StartPWMB_Sync_ctrl_reg__2__POS 2
#define StartPWMB_Sync_ctrl_reg__3__MASK 0x08u
#define StartPWMB_Sync_ctrl_reg__3__POS 3
#define StartPWMB_Sync_ctrl_reg__4__MASK 0x10u
#define StartPWMB_Sync_ctrl_reg__4__POS 4
#define StartPWMB_Sync_ctrl_reg__5__MASK 0x20u
#define StartPWMB_Sync_ctrl_reg__5__POS 5
#define StartPWMB_Sync_ctrl_reg__6__MASK 0x40u
#define StartPWMB_Sync_ctrl_reg__6__POS 6
#define StartPWMB_Sync_ctrl_reg__7__MASK 0x80u
#define StartPWMB_Sync_ctrl_reg__7__POS 7
#define StartPWMB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define StartPWMB_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define StartPWMB_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define StartPWMB_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define StartPWMB_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define StartPWMB_Sync_ctrl_reg__MASK 0xFFu
#define StartPWMB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define StartPWMB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define StartPWMB_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* TxEnaCtlReg */
#define TxEnaCtlReg_Sync_ctrl_reg__0__MASK 0x01u
#define TxEnaCtlReg_Sync_ctrl_reg__0__POS 0
#define TxEnaCtlReg_Sync_ctrl_reg__1__MASK 0x02u
#define TxEnaCtlReg_Sync_ctrl_reg__1__POS 1
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define TxEnaCtlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define TxEnaCtlReg_Sync_ctrl_reg__2__MASK 0x04u
#define TxEnaCtlReg_Sync_ctrl_reg__2__POS 2
#define TxEnaCtlReg_Sync_ctrl_reg__3__MASK 0x08u
#define TxEnaCtlReg_Sync_ctrl_reg__3__POS 3
#define TxEnaCtlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define TxEnaCtlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define TxEnaCtlReg_Sync_ctrl_reg__MASK 0x0Fu
#define TxEnaCtlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TxEnaCtlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TxEnaCtlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__MASK 0x0Fu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B0_UDB05_MSK
#define Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB05_ST

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 32000000U
#define BCLK__BUS_CLK__KHZ 32000U
#define BCLK__BUS_CLK__MHZ 32U
#define CY_PROJECT_NAME "ODAS-PSOC5-03-CheckPWMs"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
