<stg><name>Ext_KWTA64k</name>


<trans_list>

<trans id="1101" from="1" to="2">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="2" to="3">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="3" to="4">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="4" to="18">
<condition id="1061">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="4" to="5">
<condition id="1063">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="4" to="19">
<condition id="1062">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="4" to="34">
<condition id="1133">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="4" to="51">
<condition id="1132">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="5" to="6">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="6" to="7">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="7" to="8">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="8" to="9">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="9" to="10">
<condition id="1244">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="9" to="9">
<condition id="1245">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="10" to="11">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="11" to="12">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="12" to="13">
<condition id="1079">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp><and_exp><literal name="tmp_116" val="2"/>
</and_exp><and_exp><literal name="tmp_116" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="12" to="14">
<condition id="1078">
<or_exp><and_exp><literal name="tmp_116" val="!1"/>
<literal name="tmp_116" val="!2"/>
<literal name="tmp_116" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="13" to="14">
<condition id="1081">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp><and_exp><literal name="tmp_116" val="2"/>
</and_exp><and_exp><literal name="tmp_116" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="14" to="15">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="15" to="16">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="16" to="17">
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="17" to="18">
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="18" to="50">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="19" to="20">
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="20" to="21">
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="21" to="22">
<condition id="1100">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="21" to="31">
<condition id="1099">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="22" to="23">
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="23" to="24">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="24" to="25">
<condition id="1109">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp><and_exp><literal name="tmp_115" val="2"/>
</and_exp><and_exp><literal name="tmp_115" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="24" to="26">
<condition id="1108">
<or_exp><and_exp><literal name="tmp_115" val="!1"/>
<literal name="tmp_115" val="!2"/>
<literal name="tmp_115" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="25" to="26">
<condition id="1111">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp><and_exp><literal name="tmp_115" val="2"/>
</and_exp><and_exp><literal name="tmp_115" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="26" to="27">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="27" to="28">
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="28" to="29">
<condition id="1122">
<or_exp><and_exp><literal name="cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="28" to="30">
<condition id="1123">
<or_exp><and_exp><literal name="cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="29" to="30">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="30" to="33">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="31" to="32">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="32" to="33">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="33" to="18">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="34" to="35">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="35" to="36">
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="36" to="37">
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="37" to="38">
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="38" to="39">
<condition id="1171">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="38" to="50">
<condition id="1209">
<or_exp><and_exp><literal name="or_cond_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="39" to="40">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="40" to="41">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="41" to="42">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="42" to="43">
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="43" to="44">
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="44" to="45">
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="45" to="46">
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="46" to="47">
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="47" to="48">
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="48" to="49">
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="49" to="50">
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="51" to="52">
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="52" to="53">
<condition id="1213">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="52" to="62">
<condition id="1212">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="52" to="50">
<condition id="1243">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="53" to="54">
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="54" to="55">
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="55" to="56">
<condition id="1222">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp><and_exp><literal name="tmp_108" val="2"/>
</and_exp><and_exp><literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="55" to="57">
<condition id="1221">
<or_exp><and_exp><literal name="tmp_108" val="!1"/>
<literal name="tmp_108" val="!2"/>
<literal name="tmp_108" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="56" to="57">
<condition id="1224">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp><and_exp><literal name="tmp_108" val="2"/>
</and_exp><and_exp><literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="57" to="58">
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="58" to="59">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="59" to="60">
<condition id="1235">
<or_exp><and_exp><literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="59" to="61">
<condition id="1236">
<or_exp><and_exp><literal name="cond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="60" to="61">
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="61" to="50">
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="62" to="63">
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="63" to="50">
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !258

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %com_port_layer_V), !map !262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %com_port_target_V), !map !266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %com_port_allocated_addr_V), !map !270

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %com_port_cmd), !map !274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Ext_KWTA64k_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* @heap_tree_V_0, [64 x i32]* @heap_tree_V_1, [64 x i32]* @heap_tree_V_2, [64 x i32]* @heap_tree_V_3, [64 x i32]* @heap_tree_V_4, [1 x i8]* @p_str, [13 x i8]* @p_str16, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_free_target, i32* %alloc_addr, i8* %alloc_cmd, [6 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %com_port_layer_V, i16* %com_port_target_V, i16* %com_port_allocated_addr_V, i8* %com_port_cmd, [6 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)

]]></Node>
<StgValue><ssdm name="alloc_cmd_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %size_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)

]]></Node>
<StgValue><ssdm name="size_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)

]]></Node>
<StgValue><ssdm name="alloc_free_target_re"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="32">
<![CDATA[
:17  %free_target_V = trunc i32 %alloc_free_target_re to i20

]]></Node>
<StgValue><ssdm name="free_target_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_size_V = add i32 -1, %size_V

]]></Node>
<StgValue><ssdm name="tmp_size_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %p_Result_30 = call i32 @llvm.part.select.i32(i32 %tmp_size_V, i32 31, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:20  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp = icmp eq i32 %size_V, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %p_s = sub i32 0, %p_Result_30

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_Val2_1 = and i32 %p_Result_30, %p_s

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
:2  %AA_V = trunc i32 %p_Val2_1 to i16

]]></Node>
<StgValue><ssdm name="AA_V"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %BB_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_1 = icmp eq i16 %AA_V, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_1, label %._crit_edge.i4600, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V, label %._crit_edge.i4600 [
    i16 -32768, label %17
    i16 2, label %3
    i16 4, label %4
    i16 8, label %5
    i16 16, label %6
    i16 32, label %7
    i16 64, label %8
    i16 128, label %9
    i16 256, label %10
    i16 512, label %11
    i16 1024, label %12
    i16 2048, label %13
    i16 4096, label %14
    i16 8192, label %15
    i16 16384, label %16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
<literal name="AA_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i4600:2  %tmp_3 = icmp eq i16 %BB_V, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i4600:0  %p_061_0_i1 = phi i4 [ 0, %1 ], [ -1, %17 ], [ -2, %16 ], [ -3, %15 ], [ -4, %14 ], [ -5, %13 ], [ -6, %12 ], [ -7, %11 ], [ -8, %10 ], [ 7, %9 ], [ 6, %8 ], [ 5, %7 ], [ 4, %6 ], [ 3, %5 ], [ 2, %4 ], [ 1, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="p_061_0_i1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge.i4600:1  %p_061_0_i1_cast = zext i4 %p_061_0_i1 to i5

]]></Node>
<StgValue><ssdm name="p_061_0_i1_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i4600:3  br i1 %tmp_3, label %log_2_32bit.exit4605, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V, label %log_2_32bit.exit4605 [
    i16 -32768, label %33
    i16 2, label %19
    i16 4, label %20
    i16 8, label %21
    i16 16, label %22
    i16 32, label %23
    i16 64, label %24
    i16 128, label %25
    i16 256, label %26
    i16 512, label %27
    i16 1024, label %28
    i16 2048, label %29
    i16 4096, label %30
    i16 8192, label %31
    i16 16384, label %32
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="BB_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit4605

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_32bit.exit4605:0  %p_0102_0_i1 = phi i5 [ 0, %._crit_edge.i4600 ], [ -1, %33 ], [ -2, %32 ], [ -3, %31 ], [ -4, %30 ], [ -5, %29 ], [ -6, %28 ], [ -7, %27 ], [ -8, %26 ], [ -9, %25 ], [ -10, %24 ], [ -11, %23 ], [ -12, %22 ], [ -13, %21 ], [ -14, %20 ], [ -15, %19 ], [ -16, %18 ]

]]></Node>
<StgValue><ssdm name="p_0102_0_i1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
log_2_32bit.exit4605:1  %tmp_6 = add i5 %p_0102_0_i1, %p_061_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
log_2_32bit.exit4605:2  %layer_V = xor i5 %tmp_6, -16

]]></Node>
<StgValue><ssdm name="layer_V"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
log_2_32bit.exit4605:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
._crit_edge:0  %layer0_V = phi i5 [ %layer_V, %log_2_32bit.exit4605 ], [ -16, %0 ]

]]></Node>
<StgValue><ssdm name="layer0_V"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:4  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:5  %tmp_9 = icmp eq i8 %alloc_cmd_read, 2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6  br i1 %tmp_9, label %34, label %200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_5 = icmp eq i8 %alloc_cmd_read, 3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %201, label %209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_11 = icmp ult i5 %layer0_V, 12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_11, label %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130, label %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %layer_V_1 = add i5 -12, %layer0_V

]]></Node>
<StgValue><ssdm name="layer_V_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %tmp_31 = zext i5 %layer_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %extra_mask_V_addr = getelementptr [5 x i5]* @extra_mask_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="extra_mask_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %extra_mask_V_load = load i5* %extra_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="extra_mask_V_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="shift_constant_V_add_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:1  %p_2 = zext i5 %layer0_V to i8

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:2  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 %p_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:3  %tmp_14 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %alloc_free_target_re, i32 5, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:4  %addr_HTA_V = zext i15 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="addr_HTA_V"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:5  %loc2_V_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %alloc_free_target_re, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="loc2_V_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:6  %tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %alloc_free_target_re, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:7  %phitmp2 = zext i10 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_s = icmp ult i5 %layer0_V, 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %35, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="5">
<![CDATA[
:0  %tmp_56 = trunc i5 %layer0_V to i3

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64">
<![CDATA[
:3  %p_Val2_65 = load i64* @top_heap_V_4, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
:4  %p_Val2_57 = load i64* @top_heap_V_0, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64">
<![CDATA[
:5  %p_Val2_59 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
:6  %p_Val2_61 = load i64* @top_heap_V_2, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
:7  %p_Val2_63 = load i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %sel_tmp_i = icmp eq i3 %tmp_56, -4

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %sel_tmp1_i = select i1 %sel_tmp_i, i64 %p_Val2_57, i64 %p_Val2_65

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %sel_tmp2_i = icmp eq i3 %tmp_56, -3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sel_tmp3_i = select i1 %sel_tmp2_i, i64 %p_Val2_59, i64 %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:12  %sel_tmp4_i = icmp eq i3 %tmp_56, -2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %sel_tmp5_i = select i1 %sel_tmp4_i, i64 %p_Val2_61, i64 %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14  %sel_tmp6_i = icmp eq i3 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %TMP_0_V = select i1 %sel_tmp6_i, i64 %p_Val2_63, i64 %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="TMP_0_V"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %p_not = sub i64 0, %TMP_0_V

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="5">
<![CDATA[
:1  %p_1 = zext i5 %layer0_V to i8

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 %p_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %rhs_V_14_cast = zext i5 %layer_V_1 to i6

]]></Node>
<StgValue><ssdm name="rhs_V_14_cast"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %r_V_40 = sub i6 4, %rhs_V_14_cast

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V_40, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="20" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_50_cast = sext i6 %r_V_40 to i20

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_19 = zext i20 %free_target_V to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %tmp_20 = sub i6 0, %r_V_40

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %tmp_52_cast = sext i6 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %tmp_29 = shl i32 %tmp_19, %tmp_52_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %tmp_113 = trunc i32 %tmp_29 to i20

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %tmp_30 = lshr i20 %free_target_V, %tmp_50_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %r_V_41 = select i1 %tmp_112, i20 %tmp_113, i20 %tmp_30

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %extra_mask_V_load = load i5* %extra_mask_V_addr, align 1

]]></Node>
<StgValue><ssdm name="extra_mask_V_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %tmp_48 = add i6 1, %rhs_V_14_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %tmp_114 = trunc i20 %r_V_41 to i5

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %tmp_47 = and i5 %tmp_114, %extra_mask_V_load

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %tmp_67_cast = zext i5 %tmp_47 to i6

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %shift_constant_V_loa_2 = zext i5 %shift_constant_V_loa_1 to i6

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %loc_in_group_tree_V_3 = add i6 %shift_constant_V_loa_2, %tmp_67_cast

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V_3"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %tmp_76_cast = zext i6 %tmp_48 to i20

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tmp_50 = lshr i20 %r_V_41, %tmp_76_cast

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %tree_offset_V_2 = trunc i20 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="tree_offset_V_2"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="20">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %loc2_V_2 = trunc i20 %tmp_50 to i5

]]></Node>
<StgValue><ssdm name="loc2_V_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %r_V_11 = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %tmp_50, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %tmp_51 = zext i16 %tree_offset_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %group_tree_V_addr = getelementptr [2048 x i64]* @group_tree_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="group_tree_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="11">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %group_tree_V_load = load i64* %group_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %rhs_V_cast = zext i6 %loc_in_group_tree_V_3 to i7

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %r_V_13 = add i7 62, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %tmp_52 = zext i7 %r_V_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="62" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %mark_mask_V_addr = getelementptr [128 x i62]* @mark_mask_V, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="62" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %rhs_V = load i62* %mark_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %tmp_111 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %tmp_18 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %alloc_free_target_re, i32 5, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="11">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %group_tree_V_load = load i64* %group_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="62" op_0_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %tmp_134 = trunc i64 %group_tree_V_load to i62

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %lhs_V_1 = xor i64 %group_tree_V_load, -1

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="62" op_0_bw="7">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %rhs_V = load i62* %mark_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %tmp_53 = xor i62 %tmp_134, -1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %tmp_54 = or i62 %rhs_V, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %tmp_58 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %lhs_V_1, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %addr_HTA_V_1 = zext i15 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="addr_HTA_V_1"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="6">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %loc_in_group_tree_V_s = zext i6 %loc_in_group_tree_V_3 to i16

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V_s"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %r_V_42 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_58, i62 %tmp_54)

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %p_Result_31 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %loc_in_group_tree_V_s, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %tmp_60 = zext i16 %p_Result_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %r_V_15 = lshr i64 %r_V_42, %tmp_60

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %now1_V = add i4 4, %tmp_111

]]></Node>
<StgValue><ssdm name="now1_V"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  br label %205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %p_3 = phi i4 [ %now1_V, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %now1_V_1, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %p_02894_0_in = phi i64 [ %r_V_15, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %r_V_19, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_02894_0_in"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %p_02759_0_in_in = phi i16 [ %p_Result_31, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %p_Result_33, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_02759_0_in_in"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %p_Val2_66 = phi i64 [ %r_V_42, %_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %p_Result_32, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_66"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="64">
<![CDATA[
:4  %rec_bits_V = trunc i64 %p_02894_0_in to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_67 = icmp eq i2 %rec_bits_V, -1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %not_s = icmp ne i4 %p_3, 0

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_68 = and i1 %tmp_67, %not_s

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_68, label %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %p_02759_0_in = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_02759_0_in_in, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="p_02759_0_in"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_88 = zext i15 %p_02759_0_in to i16

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %loc_in_group_tree_V = add i16 %tmp_88, -1

]]></Node>
<StgValue><ssdm name="loc_in_group_tree_V"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %i_assign_2 = zext i16 %loc_in_group_tree_V to i32

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_Result_32 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_66, i32 %i_assign_2, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %p_Result_33 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %loc_in_group_tree_V, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_70 = zext i16 %p_Result_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %r_V_19 = lshr i64 %p_Result_32, %tmp_70

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %now1_V_1 = add i4 %p_3, -1

]]></Node>
<StgValue><ssdm name="now1_V_1"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  br label %205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %val_assign_2 = xor i64 %p_Val2_66, -1

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
:2  store i64 %val_assign_2, i64* %group_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %arrayNo4 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %tmp_50, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex_trunc4 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %tmp_50, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex_trunc4"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex3 = zext i6 %newIndex_trunc4 to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %heap_tree_V_0_addr_2 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %heap_tree_V_1_addr_2 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %heap_tree_V_2_addr_2 = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr_2"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %heap_tree_V_3_addr_2 = getelementptr [64 x i32]* @heap_tree_V_3, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_addr_2"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %heap_tree_V_4_addr_2 = getelementptr [64 x i32]* @heap_tree_V_4, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_0_load_2 = load i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_1_load_6 = load i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_6"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_2_load_10 = load i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_10"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
:17  %heap_tree_V_3_load_12 = load i32* %heap_tree_V_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_12"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
:18  %heap_tree_V_4_load_13 = load i32* %heap_tree_V_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="64">
<![CDATA[
:0  %tmp_152 = trunc i64 %p_Val2_66 to i2

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
:3  %i_assign_3 = zext i5 %loc2_V_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_3"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %p_Repl2_s = icmp ne i2 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
:6  %tmp_104 = zext i5 %arrayNo4 to i16

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
:14  %heap_tree_V_0_load_2 = load i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="6">
<![CDATA[
:15  %heap_tree_V_1_load_6 = load i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_6"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_2_load_10 = load i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_10"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
:17  %heap_tree_V_3_load_12 = load i32* %heap_tree_V_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_12"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
:18  %heap_tree_V_4_load_13 = load i32* %heap_tree_V_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_13"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="16">
<![CDATA[
:19  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.5i32.i16(i32 %heap_tree_V_0_load_2, i32 %heap_tree_V_1_load_6, i32 %heap_tree_V_2_load_10, i32 %heap_tree_V_3_load_12, i32 %heap_tree_V_4_load_13, i16 %tmp_104)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:20  %p_Result_s = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 %i_assign_3, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0">
<![CDATA[
:21  switch i5 %arrayNo4, label %_ifconv23 [
    i5 0, label %branch135
    i5 1, label %branch136
    i5 2, label %branch137
    i5 3, label %branch138
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="arrayNo4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch138:0  store i32 %p_Result_s, i32* %heap_tree_V_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="arrayNo4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %_ifconv23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="arrayNo4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch137:0  store i32 %p_Result_s, i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="arrayNo4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %_ifconv23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="arrayNo4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch136:0  store i32 %p_Result_s, i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="arrayNo4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %_ifconv23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="arrayNo4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch135:0  store i32 %p_Result_s, i32* %heap_tree_V_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="arrayNo4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %_ifconv23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv23:0  %heap_tree_V_3_load_4 = phi i32 [ %heap_tree_V_3_load_12, %branch135 ], [ %heap_tree_V_3_load_12, %branch136 ], [ %heap_tree_V_3_load_12, %branch137 ], [ %p_Result_s, %branch138 ], [ %heap_tree_V_3_load_12, %206 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_4"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv23:1  %heap_tree_V_2_load_4 = phi i32 [ %heap_tree_V_2_load_10, %branch135 ], [ %heap_tree_V_2_load_10, %branch136 ], [ %p_Result_s, %branch137 ], [ %heap_tree_V_2_load_10, %branch138 ], [ %heap_tree_V_2_load_10, %206 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_4"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv23:2  %heap_tree_V_1_load_2 = phi i32 [ %heap_tree_V_1_load_6, %branch135 ], [ %p_Result_s, %branch136 ], [ %heap_tree_V_1_load_6, %branch137 ], [ %heap_tree_V_1_load_6, %branch138 ], [ %heap_tree_V_1_load_6, %206 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_2"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv23:3  %heap_tree_V_4_load_4 = phi i32 [ %heap_tree_V_4_load_13, %branch135 ], [ %heap_tree_V_4_load_13, %branch136 ], [ %heap_tree_V_4_load_13, %branch137 ], [ %heap_tree_V_4_load_13, %branch138 ], [ %p_Result_s, %206 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_4"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11">
<![CDATA[
_ifconv23:4  %i_assign_4 = zext i11 %r_V_11 to i32

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv23:5  %p_Repl2_3 = icmp ne i32 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
_ifconv23:6  %p_Val2_32 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv23:7  %p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_32, i32 %i_assign_4, i1 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv23:8  store i64 %p_Result_3, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="11">
<![CDATA[
_ifconv23:9  %rhs_V_7_cast = zext i11 %r_V_11 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_7_cast"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv23:10  %r_V_20 = add i12 64, %rhs_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv23:11  %tmp_157 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_66, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv23:12  %p_Repl2_4 = icmp ne i4 %tmp_157, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv23:13  %tmp_116 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %r_V_20, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv23:14  %sel_tmp3 = icmp eq i6 %tmp_116, 1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv23:15  %sel_tmp5 = icmp eq i6 %tmp_116, 2

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv23:16  %sel_tmp6 = icmp eq i6 %tmp_116, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv23:17  %newSel6 = select i1 %sel_tmp6, i32 %heap_tree_V_3_load_4, i32 %heap_tree_V_2_load_4

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv23:18  %or_cond2 = or i1 %sel_tmp6, %sel_tmp5

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv23:19  %newSel7 = select i1 %sel_tmp3, i32 %heap_tree_V_1_load_2, i32 %heap_tree_V_4_load_4

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv23:20  %p_Val2_34 = select i1 %or_cond2, i32 %newSel6, i32 %newSel7

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv23:21  %p_Result_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_34, i32 %i_assign_3, i1 %p_Repl2_4)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ifconv23:22  switch i6 %tmp_116, label %_ifconv34 [
    i6 1, label %branch146
    i6 2, label %branch147
    i6 3, label %branch148
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="309" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch148:0  store i32 %p_Result_4, i32* %heap_tree_V_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %_ifconv34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch147:0  store i32 %p_Result_4, i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %_ifconv34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch146:0  store i32 %p_Result_4, i32* %heap_tree_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %_ifconv34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv34:0  %heap_tree_V_3_load_7 = phi i32 [ %heap_tree_V_3_load_4, %branch146 ], [ %heap_tree_V_3_load_4, %branch147 ], [ %p_Result_4, %branch148 ], [ %heap_tree_V_3_load_4, %_ifconv23 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_7"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv34:1  %heap_tree_V_2_load_5 = phi i32 [ %heap_tree_V_2_load_4, %branch146 ], [ %p_Result_4, %branch147 ], [ %heap_tree_V_2_load_4, %branch148 ], [ %heap_tree_V_2_load_4, %_ifconv23 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_5"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv34:2  %heap_tree_V_4_load_7 = phi i32 [ %heap_tree_V_4_load_4, %branch146 ], [ %heap_tree_V_4_load_4, %branch147 ], [ %heap_tree_V_4_load_4, %branch148 ], [ %p_Result_4, %_ifconv23 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_7"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv34:3  %p_Repl2_7 = icmp ne i32 %p_Result_4, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_7"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64">
<![CDATA[
_ifconv34:4  %p_Val2_40 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv34:5  %p_Result_7 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_40, i32 %i_assign_4, i1 %p_Repl2_7)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv34:6  store i64 %p_Result_7, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv34:7  %r_V_22 = add i12 128, %rhs_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv34:8  %tmp_162 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_66, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv34:9  %p_Repl2_8 = icmp ne i8 %tmp_162, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_8"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv34:10  %tmp_130 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %r_V_22, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv34:11  %sel_tmp15 = icmp eq i6 %tmp_130, 2

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv34:12  %sel_tmp16 = select i1 %sel_tmp15, i32 %heap_tree_V_2_load_5, i32 %heap_tree_V_4_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv34:13  %sel_tmp17 = icmp eq i6 %tmp_130, 3

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv34:14  %p_Val2_41 = select i1 %sel_tmp17, i32 %heap_tree_V_3_load_7, i32 %sel_tmp16

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv34:15  %p_Result_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_41, i32 %i_assign_3, i1 %p_Repl2_8)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
_ifconv34:16  switch i6 %tmp_130, label %_ifconv44 [
    i6 2, label %branch157
    i6 3, label %branch158
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="332" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_130" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch158:0  store i32 %p_Result_8, i32* %heap_tree_V_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_130" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %_ifconv44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_130" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch157:0  store i32 %p_Result_8, i32* %heap_tree_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_130" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %_ifconv44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv44:6  %r_V_24 = add i12 192, %rhs_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:9  %tmp_133 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %r_V_24, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv44:10  %arrayNo12_mask = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_133, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo12_mask"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv44:11  %cond = icmp eq i12 %arrayNo12_mask, 192

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv44:0  %heap_tree_V_4_load_s = phi i32 [ %heap_tree_V_4_load_7, %branch157 ], [ %heap_tree_V_4_load_7, %branch158 ], [ %p_Result_8, %_ifconv34 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_s"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv44:1  %heap_tree_V_3_load_8 = phi i32 [ %heap_tree_V_3_load_7, %branch157 ], [ %p_Result_8, %branch158 ], [ %heap_tree_V_3_load_7, %_ifconv34 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_8"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:2  %p_Repl2_15 = icmp ne i32 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_15"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
_ifconv44:3  %p_Val2_48 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv44:4  %p_Result_15 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_48, i32 %i_assign_4, i1 %p_Repl2_15)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv44:5  store i64 %p_Result_15, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:7  %tmp_171 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_66, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv44:8  %p_Repl2_16 = icmp ne i16 %tmp_171, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_16"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:12  %p_Val2_49 = select i1 %cond, i32 %heap_tree_V_3_load_8, i32 %heap_tree_V_4_load_s

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv44:13  %p_Result_16 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_49, i32 %i_assign_3, i1 %p_Repl2_16)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv44:14  br i1 %cond, label %branch168, label %branch174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="351" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch168:0  store i32 %p_Result_16, i32* %heap_tree_V_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %branch174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch174:5  %tmp_174 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_66, i32 30, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch174:6  %p_Repl2_18 = icmp ne i32 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_18"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch174:13  %tmp_73 = icmp eq i2 %tmp_152, -1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch174:0  %p_Val2_51 = phi i32 [ %heap_tree_V_4_load_s, %branch168 ], [ %p_Result_16, %_ifconv44 ]

]]></Node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch174:1  %p_Repl2_17 = icmp ne i32 %p_Result_16, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_17"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
branch174:2  %p_Val2_50 = load i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch174:3  %p_Result_17 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_50, i32 %i_assign_4, i1 %p_Repl2_17)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch174:4  store i64 %p_Result_17, i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch174:7  %p_Result_18 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_51, i32 %i_assign_3, i1 %p_Repl2_18)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch174:8  store i32 %p_Result_18, i32* %heap_tree_V_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch174:9  %p_Repl2_19 = icmp ne i32 %p_Result_18, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_19"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
branch174:10  %p_Val2_52 = load i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch174:11  %p_Result_19 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_52, i32 %i_assign_4, i1 %p_Repl2_19)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch174:12  store i64 %p_Result_19, i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch174:14  br i1 %tmp_73, label %207, label %._crit_edge4561

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %addr_HTA_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge4561

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4561:0  br label %208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:8  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:9  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:10  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %addr_HTA_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:11  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:12  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str27, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="380" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:13  %tmp_17 = icmp ult i5 %layer0_V, 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="5">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:14  %tmp_110 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit130:15  br i1 %tmp_17, label %202, label %203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_12 = sub i4 -5, %tmp_110

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_45 = zext i4 %r_V_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_3 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_3"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_3 = load i33* %maintain_mask_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_3"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %arrayNo1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %alloc_free_target_re, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %newIndex_trunc1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %alloc_free_target_re, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="newIndex_trunc1"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="6">
<![CDATA[
:10  %newIndex = zext i6 %newIndex_trunc1 to i64

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %heap_tree_V_0_addr_1 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_1"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %heap_tree_V_1_addr_1 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_1"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %heap_tree_V_2_addr_1 = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %heap_tree_V_3_addr_1 = getelementptr [64 x i32]* @heap_tree_V_3, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %heap_tree_V_4_addr_1 = getelementptr [64 x i32]* @heap_tree_V_4, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_addr_1"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_0_load_1 = load i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
:17  %heap_tree_V_1_load_5 = load i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
:18  %heap_tree_V_2_load_9 = load i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_9"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="6">
<![CDATA[
:19  %heap_tree_V_3_load_11 = load i32* %heap_tree_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_11"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
:20  %heap_tree_V_4_load_12 = load i32* %heap_tree_V_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_12"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_10 = sub i4 6, %tmp_110

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_34 = zext i4 %r_V_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_2 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_2"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_2 = load i33* %maintain_mask_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="404" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_3 = load i33* %maintain_mask_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_3"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="33">
<![CDATA[
:4  %tmp_148 = trunc i33 %maintain_mask_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
:5  %tmp_46_cast = zext i5 %loc2_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_39 = shl i32 %tmp_148, %tmp_46_cast

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_0_load_1 = load i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
:17  %heap_tree_V_1_load_5 = load i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
:18  %heap_tree_V_2_load_9 = load i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_9"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="6">
<![CDATA[
:19  %heap_tree_V_3_load_11 = load i32* %heap_tree_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_11"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
:20  %heap_tree_V_4_load_12 = load i32* %heap_tree_V_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="20" op_0_bw="4">
<![CDATA[
:8  %tmp_65 = zext i4 %arrayNo1 to i20

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="20">
<![CDATA[
:21  %tmp_66 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i20(i32 %heap_tree_V_0_load_1, i32 %heap_tree_V_1_load_5, i32 %heap_tree_V_2_load_9, i32 %heap_tree_V_3_load_11, i32 %heap_tree_V_4_load_12, i20 %tmp_65)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_49 = or i32 %tmp_66, %r_V_39

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
:23  switch i4 %arrayNo1, label %_ifconv6 [
    i4 0, label %branch90
    i4 1, label %branch91
    i4 2, label %branch92
    i4 3, label %branch93
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="arrayNo1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch93:0  store i32 %tmp_49, i32* %heap_tree_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="arrayNo1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %_ifconv6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch92:0  store i32 %tmp_49, i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %_ifconv6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch91:0  store i32 %tmp_49, i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %_ifconv6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch90:0  store i32 %tmp_49, i32* %heap_tree_V_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %_ifconv6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv6:0  %heap_tree_V_3_load_1 = phi i32 [ %heap_tree_V_3_load_11, %branch90 ], [ %heap_tree_V_3_load_11, %branch91 ], [ %heap_tree_V_3_load_11, %branch92 ], [ %tmp_49, %branch93 ], [ %heap_tree_V_3_load_11, %203 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_1"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv6:1  %heap_tree_V_2_load_1 = phi i32 [ %heap_tree_V_2_load_9, %branch90 ], [ %heap_tree_V_2_load_9, %branch91 ], [ %tmp_49, %branch92 ], [ %heap_tree_V_2_load_9, %branch93 ], [ %heap_tree_V_2_load_9, %203 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_1"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv6:2  %heap_tree_V_1_load_1 = phi i32 [ %heap_tree_V_1_load_5, %branch90 ], [ %tmp_49, %branch91 ], [ %heap_tree_V_1_load_5, %branch92 ], [ %heap_tree_V_1_load_5, %branch93 ], [ %heap_tree_V_1_load_5, %203 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_1"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv6:3  %heap_tree_V_4_load_1 = phi i32 [ %heap_tree_V_4_load_12, %branch90 ], [ %heap_tree_V_4_load_12, %branch91 ], [ %heap_tree_V_4_load_12, %branch92 ], [ %heap_tree_V_4_load_12, %branch93 ], [ %tmp_49, %203 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_1"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
_ifconv6:4  %i_assign_1 = zext i10 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:5  %p_Repl2_2 = icmp ne i32 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64">
<![CDATA[
_ifconv6:6  %p_Val2_30 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv6:7  %p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_30, i32 %i_assign_1, i1 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv6:8  store i64 %p_Result_2, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv6:9  %r_V_16 = add i11 %phitmp2, 64

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:10  %tmp_115 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_16, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv6:11  %sel_tmp7 = icmp eq i5 %tmp_115, 1

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv6:12  %sel_tmp9 = icmp eq i5 %tmp_115, 2

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv6:13  %sel_tmp1 = icmp eq i5 %tmp_115, 3

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:14  %newSel3 = select i1 %sel_tmp1, i32 %heap_tree_V_3_load_1, i32 %heap_tree_V_2_load_1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv6:15  %or_cond1 = or i1 %sel_tmp1, %sel_tmp9

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:16  %newSel4 = select i1 %sel_tmp7, i32 %heap_tree_V_1_load_1, i32 %heap_tree_V_4_load_1

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:17  %newSel5 = select i1 %or_cond1, i32 %newSel3, i32 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:18  %tmp_55 = or i32 %newSel5, %r_V_39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0">
<![CDATA[
_ifconv6:19  switch i5 %tmp_115, label %_ifconv18 [
    i5 1, label %branch101
    i5 2, label %branch102
    i5 3, label %branch103
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="445" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="tmp_115" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch103:0  store i32 %tmp_55, i32* %heap_tree_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="tmp_115" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %_ifconv18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="tmp_115" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch102:0  store i32 %tmp_55, i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="tmp_115" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %_ifconv18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch101:0  store i32 %tmp_55, i32* %heap_tree_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %_ifconv18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="451" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv18:0  %heap_tree_V_3_load_3 = phi i32 [ %heap_tree_V_3_load_1, %branch101 ], [ %heap_tree_V_3_load_1, %branch102 ], [ %tmp_55, %branch103 ], [ %heap_tree_V_3_load_1, %_ifconv6 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_3"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv18:1  %heap_tree_V_2_load_3 = phi i32 [ %heap_tree_V_2_load_1, %branch101 ], [ %tmp_55, %branch102 ], [ %heap_tree_V_2_load_1, %branch103 ], [ %heap_tree_V_2_load_1, %_ifconv6 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_3"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv18:2  %heap_tree_V_4_load_3 = phi i32 [ %heap_tree_V_4_load_1, %branch101 ], [ %heap_tree_V_4_load_1, %branch102 ], [ %heap_tree_V_4_load_1, %branch103 ], [ %tmp_55, %_ifconv6 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_3"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:3  %p_Repl2_6 = icmp ne i32 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64">
<![CDATA[
_ifconv18:4  %p_Val2_38 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv18:5  %p_Result_6 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_38, i32 %i_assign_1, i1 %p_Repl2_6)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv18:6  store i64 %p_Result_6, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv18:7  %r_V_21 = add i11 %phitmp2, 128

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:8  %tmp_129 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_21, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv18:9  %sel_tmp12 = icmp eq i5 %tmp_129, 2

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:10  %sel_tmp13 = select i1 %sel_tmp12, i32 %heap_tree_V_2_load_3, i32 %heap_tree_V_4_load_3

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="462" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv18:11  %sel_tmp14 = icmp eq i5 %tmp_129, 3

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="463" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:12  %heap_tree_V_load_7_p = select i1 %sel_tmp14, i32 %heap_tree_V_3_load_3, i32 %sel_tmp13

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_7_p"/></StgValue>
</operation>

<operation id="464" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:13  %tmp_57 = or i32 %heap_tree_V_load_7_p, %r_V_39

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="465" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
_ifconv18:14  switch i5 %tmp_129, label %_ifconv32 [
    i5 2, label %branch112
    i5 3, label %branch113
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="466" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="tmp_129" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch113:0  store i32 %tmp_57, i32* %heap_tree_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="tmp_129" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %_ifconv32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="tmp_129" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch112:0  store i32 %tmp_57, i32* %heap_tree_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="tmp_129" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %_ifconv32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv32:6  %r_V_23 = add i11 %phitmp2, 192

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv32:7  %tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_23, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
_ifconv32:8  %arrayNo10_mask = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_132, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo10_mask"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv32:9  %cond2 = icmp eq i11 %arrayNo10_mask, 192

]]></Node>
<StgValue><ssdm name="cond2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv32:0  %heap_tree_V_4_load_6 = phi i32 [ %heap_tree_V_4_load_3, %branch112 ], [ %heap_tree_V_4_load_3, %branch113 ], [ %tmp_57, %_ifconv18 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_6"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv32:1  %heap_tree_V_3_load_6 = phi i32 [ %heap_tree_V_3_load_3, %branch112 ], [ %tmp_57, %branch113 ], [ %heap_tree_V_3_load_3, %_ifconv18 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_6"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv32:2  %p_Repl2_10 = icmp ne i32 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_10"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
_ifconv32:3  %p_Val2_43 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv32:4  %p_Result_10 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_43, i32 %i_assign_1, i1 %p_Repl2_10)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv32:5  store i64 %p_Result_10, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv32:10  %heap_tree_V_load_8_p = select i1 %cond2, i32 %heap_tree_V_3_load_6, i32 %heap_tree_V_4_load_6

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_8_p"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv32:11  %tmp_59 = or i32 %heap_tree_V_load_8_p, %r_V_39

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv32:12  br i1 %cond2, label %branch123, label %branch129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="483" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch123:0  store i32 %tmp_59, i32* %heap_tree_V_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch129:0  %heap_tree_V_4_load_9 = phi i32 [ %heap_tree_V_4_load_6, %branch123 ], [ %tmp_59, %_ifconv32 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_9"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch129:1  %p_Repl2_13 = icmp ne i32 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_13"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64">
<![CDATA[
branch129:2  %p_Val2_46 = load i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch129:3  %p_Result_13 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_46, i32 %i_assign_1, i1 %p_Repl2_13)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch129:4  store i64 %p_Result_13, i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch129:5  %tmp_61 = or i32 %heap_tree_V_4_load_9, %r_V_39

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch129:6  store i32 %tmp_61, i32* %heap_tree_V_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch129:7  %p_Repl2_14 = icmp ne i32 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_14"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64">
<![CDATA[
branch129:8  %p_Val2_47 = load i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch129:9  %p_Result_14 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_47, i32 %i_assign_1, i1 %p_Repl2_14)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch129:10  br label %204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="496" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_2 = load i33* %maintain_mask_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="497" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="33">
<![CDATA[
:4  %maintain_mask_V_load_6 = sext i33 %maintain_mask_V_load_2 to i64

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_6"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_36 = zext i10 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %r_V_38 = shl i64 %maintain_mask_V_load_6, %tmp_36

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64">
<![CDATA[
:7  %top_heap_V_0_load_1 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_0_load_1"/></StgValue>
</operation>

<operation id="501" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_38 = or i64 %top_heap_V_0_load_1, %r_V_38

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="502" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  store i64 %tmp_38, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64">
<![CDATA[
:10  %top_heap_V_1_load_1 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="top_heap_V_1_load_1"/></StgValue>
</operation>

<operation id="504" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_40 = or i64 %top_heap_V_1_load_1, %r_V_38

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  store i64 %tmp_40, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64">
<![CDATA[
:13  %top_heap_V_2_load_1 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_2_load_1"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_42 = or i64 %top_heap_V_2_load_1, %r_V_38

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  store i64 %tmp_42, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64">
<![CDATA[
:16  %top_heap_V_3_load_1 = load i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name="top_heap_V_3_load_1"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_43 = or i64 %top_heap_V_3_load_1, %r_V_38

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  store i64 %tmp_43, i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64">
<![CDATA[
:19  %top_heap_V_4_load_1 = load i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_4_load_1"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_44 = or i64 %top_heap_V_4_load_1, %r_V_38

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="515" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i64 [ %tmp_44, %202 ], [ %p_Result_14, %branch129 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="516" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge, i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="518" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %layer1_V_1 = add i5 -12, %layer0_V

]]></Node>
<StgValue><ssdm name="layer1_V_1"/></StgValue>
</operation>

<operation id="519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_8 = zext i5 %layer1_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="520" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp0_V_5 = and i64 %TMP_0_V, %p_not

]]></Node>
<StgValue><ssdm name="tmp0_V_5"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="64">
<![CDATA[
:18  %AA_V_1 = trunc i64 %tmp0_V_5 to i16

]]></Node>
<StgValue><ssdm name="AA_V_1"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %BB_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_5, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_1"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %CC_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_5, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="CC_V"/></StgValue>
</operation>

<operation id="524" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %DD_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp0_V_5, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="DD_V"/></StgValue>
</operation>

<operation id="525" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_10 = icmp eq i16 %AA_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="526" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp_10, label %._crit_edge.i4625, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_1, label %._crit_edge.i4625 [
    i16 -32768, label %55
    i16 2, label %41
    i16 4, label %42
    i16 8, label %43
    i16 16, label %44
    i16 32, label %45
    i16 64, label %46
    i16 128, label %47
    i16 256, label %48
    i16 512, label %49
    i16 1024, label %50
    i16 2048, label %51
    i16 4096, label %52
    i16 8192, label %53
    i16 16384, label %54
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="AA_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4625

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i4625:0  %p_0167_0_i1 = phi i4 [ 0, %39 ], [ -1, %55 ], [ -2, %54 ], [ -3, %53 ], [ -4, %52 ], [ -5, %51 ], [ -6, %50 ], [ -7, %49 ], [ -8, %48 ], [ 7, %47 ], [ 6, %46 ], [ 5, %45 ], [ 4, %44 ], [ 3, %43 ], [ 2, %42 ], [ 1, %41 ], [ 0, %40 ]

]]></Node>
<StgValue><ssdm name="p_0167_0_i1"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge.i4625:1  %p_0167_0_i1_cast = zext i4 %p_0167_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0167_0_i1_cast"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i4625:2  %tmp_63 = icmp eq i16 %BB_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i4625:3  br i1 %tmp_63, label %._crit_edge355.i4630, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_1, label %._crit_edge355.i4630 [
    i16 -32768, label %71
    i16 2, label %57
    i16 4, label %58
    i16 8, label %59
    i16 16, label %60
    i16 32, label %61
    i16 64, label %62
    i16 128, label %63
    i16 256, label %64
    i16 512, label %65
    i16 1024, label %66
    i16 2048, label %67
    i16 4096, label %68
    i16 8192, label %69
    i16 16384, label %70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
<literal name="BB_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i4630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge355.i4630:0  %p_0252_0_i1 = phi i5 [ 0, %._crit_edge.i4625 ], [ -1, %71 ], [ -2, %70 ], [ -3, %69 ], [ -4, %68 ], [ -5, %67 ], [ -6, %66 ], [ -7, %65 ], [ -8, %64 ], [ -9, %63 ], [ -10, %62 ], [ -11, %61 ], [ -12, %60 ], [ -13, %59 ], [ -14, %58 ], [ -15, %57 ], [ -16, %56 ]

]]></Node>
<StgValue><ssdm name="p_0252_0_i1"/></StgValue>
</operation>

<operation id="564" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge355.i4630:1  %p_0252_0_i1_cast = zext i5 %p_0252_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0252_0_i1_cast"/></StgValue>
</operation>

<operation id="565" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge355.i4630:2  %tmp_71 = icmp eq i16 %CC_V, 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="566" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.i4630:3  br i1 %tmp_71, label %._crit_edge356.i4635, label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %CC_V, label %._crit_edge356.i4635 [
    i16 -32768, label %87
    i16 2, label %73
    i16 4, label %74
    i16 8, label %75
    i16 16, label %76
    i16 32, label %77
    i16 64, label %78
    i16 128, label %79
    i16 256, label %80
    i16 512, label %81
    i16 1024, label %82
    i16 2048, label %83
    i16 4096, label %84
    i16 8192, label %85
    i16 16384, label %86
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
<literal name="CC_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i4635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6">
<![CDATA[
._crit_edge356.i4635:0  %p_0248_0_i1 = phi i6 [ 0, %._crit_edge355.i4630 ], [ -17, %87 ], [ -18, %86 ], [ -19, %85 ], [ -20, %84 ], [ -21, %83 ], [ -22, %82 ], [ -23, %81 ], [ -24, %80 ], [ -25, %79 ], [ -26, %78 ], [ -27, %77 ], [ -28, %76 ], [ -29, %75 ], [ -30, %74 ], [ -31, %73 ], [ -32, %72 ]

]]></Node>
<StgValue><ssdm name="p_0248_0_i1"/></StgValue>
</operation>

<operation id="584" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge356.i4635:1  %p_0248_0_i1_cast = zext i6 %p_0248_0_i1 to i7

]]></Node>
<StgValue><ssdm name="p_0248_0_i1_cast"/></StgValue>
</operation>

<operation id="585" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge356.i4635:2  %tmp_72 = icmp eq i16 %DD_V, 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="586" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge356.i4635:3  br i1 %tmp_72, label %log_2_64bit.exit4640, label %88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %DD_V, label %log_2_64bit.exit4640 [
    i16 -32768, label %103
    i16 2, label %89
    i16 4, label %90
    i16 8, label %91
    i16 16, label %92
    i16 32, label %93
    i16 64, label %94
    i16 128, label %95
    i16 256, label %96
    i16 512, label %97
    i16 1024, label %98
    i16 2048, label %99
    i16 4096, label %100
    i16 8192, label %101
    i16 16384, label %102
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
<literal name="DD_V" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit4640

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="603" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_64bit.exit4640:0  %p_0244_0_i1 = phi i5 [ 0, %._crit_edge356.i4635 ], [ -1, %103 ], [ -2, %102 ], [ -3, %101 ], [ -4, %100 ], [ -5, %99 ], [ -6, %98 ], [ -7, %97 ], [ -8, %96 ], [ -9, %95 ], [ -10, %94 ], [ -11, %93 ], [ -12, %92 ], [ -13, %91 ], [ -14, %90 ], [ -15, %89 ], [ -16, %88 ]

]]></Node>
<StgValue><ssdm name="p_0244_0_i1"/></StgValue>
</operation>

<operation id="604" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit4640:1  %p_0244_0_i1_cast = sext i5 %p_0244_0_i1 to i6

]]></Node>
<StgValue><ssdm name="p_0244_0_i1_cast"/></StgValue>
</operation>

<operation id="605" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:2  %p_0244_0_i1_cast1 = zext i6 %p_0244_0_i1_cast to i7

]]></Node>
<StgValue><ssdm name="p_0244_0_i1_cast1"/></StgValue>
</operation>

<operation id="606" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit4640:3  %tmp_74 = zext i5 %p_0252_0_i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="607" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="4">
<![CDATA[
log_2_64bit.exit4640:4  %tmp_75 = zext i4 %p_0167_0_i1 to i6

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="608" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit4640:5  %tmp76 = add i7 %p_0252_0_i1_cast, %p_0248_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="609" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit4640:6  %tmp92_cast = zext i7 %tmp76 to i8

]]></Node>
<StgValue><ssdm name="tmp92_cast"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit4640:7  %tmp77 = add i7 %p_0167_0_i1_cast, %p_0244_0_i1_cast1

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="611" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit4640:8  %tmp93_cast = zext i7 %tmp77 to i8

]]></Node>
<StgValue><ssdm name="tmp93_cast"/></StgValue>
</operation>

<operation id="612" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
log_2_64bit.exit4640:9  %tmp_76 = add i8 %tmp93_cast, %tmp92_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="613" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit4640:13  %tmp78 = add i6 %tmp_74, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="614" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit4640:14  %tmp79 = add i6 %p_0248_0_i1, %p_0244_0_i1_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="615" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit4640:15  %tmp_78 = add i6 %tmp79, %tmp78

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="616" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:19  %newIndex9 = zext i6 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="617" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit4640:20  %heap_tree_V_0_addr_3 = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr_3"/></StgValue>
</operation>

<operation id="618" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:21  %heap_tree_V_0_load_3 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="619" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit4640:22  %heap_tree_V_1_addr_3 = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr_3"/></StgValue>
</operation>

<operation id="620" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:23  %heap_tree_V_1_load_7 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_7"/></StgValue>
</operation>

<operation id="621" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit4640:24  %heap_tree_V_2_addr_3 = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr_3"/></StgValue>
</operation>

<operation id="622" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:25  %heap_tree_V_2_load_11 = load i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_11"/></StgValue>
</operation>

<operation id="623" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit4640:26  %heap_tree_V_3_addr_3 = getelementptr [64 x i32]* @heap_tree_V_3, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_addr_3"/></StgValue>
</operation>

<operation id="624" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:27  %heap_tree_V_3_load_13 = load i32* %heap_tree_V_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_13"/></StgValue>
</operation>

<operation id="625" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit4640:28  %heap_tree_V_4_addr_3 = getelementptr [64 x i32]* @heap_tree_V_4, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_addr_3"/></StgValue>
</operation>

<operation id="626" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:29  %heap_tree_V_4_load_14 = load i32* %heap_tree_V_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="627" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
log_2_64bit.exit4640:10  %tmp_77 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %layer1_V_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="628" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="11">
<![CDATA[
log_2_64bit.exit4640:11  %tmp_95_cast = zext i11 %tmp_77 to i12

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="629" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="8">
<![CDATA[
log_2_64bit.exit4640:12  %tmp_96_cast1 = zext i8 %tmp_76 to i12

]]></Node>
<StgValue><ssdm name="tmp_96_cast1"/></StgValue>
</operation>

<operation id="630" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
log_2_64bit.exit4640:16  %layer_offset_V = add i12 %tmp_95_cast, %tmp_96_cast1

]]></Node>
<StgValue><ssdm name="layer_offset_V"/></StgValue>
</operation>

<operation id="631" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit4640:17  %arrayNo9 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %layer_offset_V, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="632" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:18  %arrayNo9_cast = zext i6 %arrayNo9 to i16

]]></Node>
<StgValue><ssdm name="arrayNo9_cast"/></StgValue>
</operation>

<operation id="633" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:21  %heap_tree_V_0_load_3 = load i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:23  %heap_tree_V_1_load_7 = load i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_7"/></StgValue>
</operation>

<operation id="635" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:25  %heap_tree_V_2_load_11 = load i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_11"/></StgValue>
</operation>

<operation id="636" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:27  %heap_tree_V_3_load_13 = load i32* %heap_tree_V_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_13"/></StgValue>
</operation>

<operation id="637" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit4640:29  %heap_tree_V_4_load_14 = load i32* %heap_tree_V_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_14"/></StgValue>
</operation>

<operation id="638" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="16">
<![CDATA[
log_2_64bit.exit4640:30  %tmp_80 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i16(i32 %heap_tree_V_0_load_3, i32 %heap_tree_V_1_load_7, i32 %heap_tree_V_2_load_11, i32 %heap_tree_V_3_load_13, i32 %heap_tree_V_4_load_14, i16 %arrayNo9_cast)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="639" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit4640:31  %tmp_79 = add i32 -1, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="640" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit4640:32  %tmp_81 = and i32 %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="641" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit4640:33  %tmp1_V = sub i32 %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="642" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="32">
<![CDATA[
log_2_64bit.exit4640:34  %AA_V_2 = trunc i32 %tmp1_V to i16

]]></Node>
<StgValue><ssdm name="AA_V_2"/></StgValue>
</operation>

<operation id="643" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit4640:35  %BB_V_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp1_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_2"/></StgValue>
</operation>

<operation id="644" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
log_2_64bit.exit4640:36  %tmp_82 = icmp eq i16 %AA_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="645" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_64bit.exit4640:37  br i1 %tmp_82, label %._crit_edge.i, label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_2, label %._crit_edge.i [
    i16 -32768, label %119
    i16 2, label %105
    i16 4, label %106
    i16 8, label %107
    i16 16, label %108
    i16 32, label %109
    i16 64, label %110
    i16 128, label %111
    i16 256, label %112
    i16 512, label %113
    i16 1024, label %114
    i16 2048, label %115
    i16 4096, label %116
    i16 8192, label %117
    i16 16384, label %118
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="AA_V_2" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i:0  %p_061_0_i = phi i4 [ 0, %log_2_64bit.exit4640 ], [ -1, %119 ], [ -2, %118 ], [ -3, %117 ], [ -4, %116 ], [ -5, %115 ], [ -6, %114 ], [ -7, %113 ], [ -8, %112 ], [ 7, %111 ], [ 6, %110 ], [ 5, %109 ], [ 4, %108 ], [ 3, %107 ], [ 2, %106 ], [ 1, %105 ], [ 0, %104 ]

]]></Node>
<StgValue><ssdm name="p_061_0_i"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge.i:1  %p_061_0_i_cast = zext i4 %p_061_0_i to i6

]]></Node>
<StgValue><ssdm name="p_061_0_i_cast"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i:2  %tmp_83 = icmp eq i16 %BB_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:3  br i1 %tmp_83, label %log_2_32bit.exit, label %120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_2, label %log_2_32bit.exit [
    i16 -32768, label %135
    i16 2, label %121
    i16 4, label %122
    i16 8, label %123
    i16 16, label %124
    i16 32, label %125
    i16 64, label %126
    i16 128, label %127
    i16 256, label %128
    i16 512, label %129
    i16 1024, label %130
    i16 2048, label %131
    i16 4096, label %132
    i16 8192, label %133
    i16 16384, label %134
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
<literal name="BB_V_2" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_32bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="682" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
log_2_32bit.exit:0  %p_0102_0_i = phi i5 [ 0, %._crit_edge.i ], [ -1, %135 ], [ -2, %134 ], [ -3, %133 ], [ -4, %132 ], [ -5, %131 ], [ -6, %130 ], [ -7, %129 ], [ -8, %128 ], [ -9, %127 ], [ -10, %126 ], [ -11, %125 ], [ -12, %124 ], [ -13, %123 ], [ -14, %122 ], [ -15, %121 ], [ -16, %120 ]

]]></Node>
<StgValue><ssdm name="p_0102_0_i"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="5">
<![CDATA[
log_2_32bit.exit:1  %p_0102_0_i_cast = zext i5 %p_0102_0_i to i6

]]></Node>
<StgValue><ssdm name="p_0102_0_i_cast"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_32bit.exit:2  %tmp_84 = add i6 %p_0102_0_i_cast, %p_061_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
log_2_32bit.exit:3  %tmp_85 = icmp eq i64 %tmp0_V_5, 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="686" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_32bit.exit:4  %tmp_86 = icmp eq i32 %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="687" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
log_2_32bit.exit:5  %or_cond_101 = or i1 %tmp_85, %tmp_86

]]></Node>
<StgValue><ssdm name="or_cond_101"/></StgValue>
</operation>

<operation id="688" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
log_2_32bit.exit:6  br i1 %or_cond_101, label %136, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %r_V_25 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_76, i5 0)

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="690" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="13" op_0_bw="6">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_110_cast = zext i6 %tmp_84 to i13

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tree_offset_V = add i13 %tmp_110_cast, %r_V_25

]]></Node>
<StgValue><ssdm name="tree_offset_V"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_87 = zext i13 %tree_offset_V to i64

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %group_tree_V_addr_1 = getelementptr [2048 x i64]* @group_tree_V, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_1"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="11">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %lhs_V_4 = load i64* %group_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %group_tree_mask_V_ad = getelementptr [5 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_ad"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="31" op_0_bw="3">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %rhs_V_1 = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="or_cond_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="or_cond_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="699" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="11">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %lhs_V_4 = load i64* %group_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="700" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="62" op_0_bw="64">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_178 = trunc i64 %lhs_V_4 to i62

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="701" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %i_op_assign_cast = xor i62 %tmp_178, -1

]]></Node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="702" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="31" op_0_bw="3">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %rhs_V_1 = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="703" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="62" op_0_bw="31">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %rhs_V_8_cast = sext i31 %rhs_V_1 to i62

]]></Node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="704" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %r_V_36 = and i62 %rhs_V_8_cast, %i_op_assign_cast

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %tmp_89 = sub i62 0, %r_V_36

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %group_tree_tmp_maske = and i62 %r_V_36, %tmp_89

]]></Node>
<StgValue><ssdm name="group_tree_tmp_maske"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="62">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %AA_V_3 = trunc i62 %group_tree_tmp_maske to i16

]]></Node>
<StgValue><ssdm name="AA_V_3"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %BB_V_3 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %group_tree_tmp_maske, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="BB_V_3"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %CC_V_1 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %group_tree_tmp_maske, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="CC_V_1"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="14" op_0_bw="14" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %tmp_90 = call i14 @_ssdm_op_PartSelect.i14.i62.i32.i32(i62 %group_tree_tmp_maske, i32 48, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="711" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="13">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tree_offset_V_cast = zext i13 %tree_offset_V to i16

]]></Node>
<StgValue><ssdm name="tree_offset_V_cast"/></StgValue>
</operation>

<operation id="712" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %tmp_91 = icmp eq i16 %AA_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="713" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  br i1 %tmp_91, label %._crit_edge.i4607, label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %AA_V_3, label %._crit_edge.i4607 [
    i16 -32768, label %152
    i16 2, label %138
    i16 4, label %139
    i16 8, label %140
    i16 16, label %141
    i16 32, label %142
    i16 64, label %143
    i16 128, label %144
    i16 256, label %145
    i16 512, label %146
    i16 1024, label %147
    i16 2048, label %148
    i16 4096, label %149
    i16 8192, label %150
    i16 16384, label %151
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
<literal name="AA_V_3" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i4607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4">
<![CDATA[
._crit_edge.i4607:0  %p_0167_0_i = phi i4 [ 0, %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ -1, %152 ], [ -2, %151 ], [ -3, %150 ], [ -4, %149 ], [ -5, %148 ], [ -6, %147 ], [ -7, %146 ], [ -8, %145 ], [ 7, %144 ], [ 6, %143 ], [ 5, %142 ], [ 4, %141 ], [ 3, %140 ], [ 2, %139 ], [ 1, %138 ], [ 0, %137 ]

]]></Node>
<StgValue><ssdm name="p_0167_0_i"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge.i4607:1  %p_0167_0_i_cast = zext i4 %p_0167_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0167_0_i_cast"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i4607:2  %tmp_92 = icmp eq i16 %BB_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i4607:3  br i1 %tmp_92, label %._crit_edge355.i, label %153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %BB_V_3, label %._crit_edge355.i [
    i16 -32768, label %168
    i16 2, label %154
    i16 4, label %155
    i16 8, label %156
    i16 16, label %157
    i16 32, label %158
    i16 64, label %159
    i16 128, label %160
    i16 256, label %161
    i16 512, label %162
    i16 1024, label %163
    i16 2048, label %164
    i16 4096, label %165
    i16 8192, label %166
    i16 16384, label %167
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
<literal name="BB_V_3" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge355.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5">
<![CDATA[
._crit_edge355.i:0  %p_0252_0_i = phi i5 [ 0, %._crit_edge.i4607 ], [ -1, %168 ], [ -2, %167 ], [ -3, %166 ], [ -4, %165 ], [ -5, %164 ], [ -6, %163 ], [ -7, %162 ], [ -8, %161 ], [ -9, %160 ], [ -10, %159 ], [ -11, %158 ], [ -12, %157 ], [ -13, %156 ], [ -14, %155 ], [ -15, %154 ], [ -16, %153 ]

]]></Node>
<StgValue><ssdm name="p_0252_0_i"/></StgValue>
</operation>

<operation id="751" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge355.i:1  %p_0252_0_i_cast = zext i5 %p_0252_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0252_0_i_cast"/></StgValue>
</operation>

<operation id="752" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge355.i:2  %tmp_93 = icmp eq i16 %CC_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="753" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge355.i:3  br i1 %tmp_93, label %._crit_edge356.i, label %169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
:0  switch i16 %CC_V_1, label %._crit_edge356.i [
    i16 -32768, label %184
    i16 2, label %170
    i16 4, label %171
    i16 8, label %172
    i16 16, label %173
    i16 32, label %174
    i16 64, label %175
    i16 128, label %176
    i16 256, label %177
    i16 512, label %178
    i16 1024, label %179
    i16 2048, label %180
    i16 4096, label %181
    i16 8192, label %182
    i16 16384, label %183
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="16384"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="956">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
<literal name="CC_V_1" val="32768"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge356.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6">
<![CDATA[
._crit_edge356.i:0  %p_0248_0_i = phi i6 [ 0, %._crit_edge355.i ], [ -17, %184 ], [ -18, %183 ], [ -19, %182 ], [ -20, %181 ], [ -21, %180 ], [ -22, %179 ], [ -23, %178 ], [ -24, %177 ], [ -25, %176 ], [ -26, %175 ], [ -27, %174 ], [ -28, %173 ], [ -29, %172 ], [ -30, %171 ], [ -31, %170 ], [ -32, %169 ]

]]></Node>
<StgValue><ssdm name="p_0248_0_i"/></StgValue>
</operation>

<operation id="771" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge356.i:1  %p_0248_0_i_cast = zext i6 %p_0248_0_i to i7

]]></Node>
<StgValue><ssdm name="p_0248_0_i_cast"/></StgValue>
</operation>

<operation id="772" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge356.i:2  %tmp_94 = icmp eq i14 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="773" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge356.i:3  br i1 %tmp_94, label %log_2_64bit.exit, label %185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0">
<![CDATA[
:0  switch i14 %tmp_90, label %log_2_64bit.exit [
    i14 2, label %186
    i14 4, label %187
    i14 8, label %188
    i14 16, label %189
    i14 32, label %190
    i14 64, label %191
    i14 128, label %192
    i14 256, label %193
    i14 512, label %194
    i14 1024, label %195
    i14 2048, label %196
    i14 4096, label %197
    i14 -8192, label %198
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="8192"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="2048"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="1024"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="128"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
<literal name="tmp_90" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %log_2_64bit.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit:3  %tmp91 = add i7 %p_0252_0_i_cast, %p_0248_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="789" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit:18  %shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="shift_constant_V_add"/></StgValue>
</operation>

<operation id="790" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="3">
<![CDATA[
log_2_64bit.exit:19  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="791" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5">
<![CDATA[
log_2_64bit.exit:0  %p_0244_0_i = phi i5 [ 0, %._crit_edge356.i ], [ -3, %198 ], [ -4, %197 ], [ -5, %196 ], [ -6, %195 ], [ -7, %194 ], [ -8, %193 ], [ -9, %192 ], [ -10, %191 ], [ -11, %190 ], [ -12, %189 ], [ -13, %188 ], [ -14, %187 ], [ -15, %186 ], [ -16, %185 ]

]]></Node>
<StgValue><ssdm name="p_0244_0_i"/></StgValue>
</operation>

<operation id="792" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit:1  %p_0244_0_i_cast1 = sext i5 %p_0244_0_i to i6

]]></Node>
<StgValue><ssdm name="p_0244_0_i_cast1"/></StgValue>
</operation>

<operation id="793" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="6">
<![CDATA[
log_2_64bit.exit:2  %p_0244_0_i_cast = zext i6 %p_0244_0_i_cast1 to i7

]]></Node>
<StgValue><ssdm name="p_0244_0_i_cast"/></StgValue>
</operation>

<operation id="794" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit:4  %tmp97_cast = zext i7 %tmp91 to i8

]]></Node>
<StgValue><ssdm name="tmp97_cast"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
log_2_64bit.exit:5  %tmp92 = add i7 %p_0167_0_i_cast, %p_0244_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="7">
<![CDATA[
log_2_64bit.exit:6  %tmp98_cast = zext i7 %tmp92 to i8

]]></Node>
<StgValue><ssdm name="tmp98_cast"/></StgValue>
</operation>

<operation id="797" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
log_2_64bit.exit:7  %tmp_95 = add i8 %tmp98_cast, %tmp97_cast

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="5">
<![CDATA[
log_2_64bit.exit:8  %lhs_V_8_cast = zext i5 %layer1_V_1 to i6

]]></Node>
<StgValue><ssdm name="lhs_V_8_cast"/></StgValue>
</operation>

<operation id="799" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="13">
<![CDATA[
log_2_64bit.exit:9  %tmp_96 = zext i13 %tree_offset_V to i32

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="800" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit:10  %tmp_97 = add i6 1, %lhs_V_8_cast

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit:11  %tmp_125_cast = zext i6 %tmp_97 to i32

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="802" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit:12  %tmp_98 = shl i32 %tmp_96, %tmp_125_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="803" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="32">
<![CDATA[
log_2_64bit.exit:13  %r_V_27 = trunc i32 %tmp_98 to i16

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="804" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="17" op_0_bw="8">
<![CDATA[
log_2_64bit.exit:14  %lhs_V_2 = zext i8 %tmp_95 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="805" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="17" op_0_bw="16">
<![CDATA[
log_2_64bit.exit:15  %rhs_V_2 = zext i16 %r_V_27 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="806" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
log_2_64bit.exit:16  %r_V_28 = add i17 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="807" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="3">
<![CDATA[
log_2_64bit.exit:19  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="808" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="18" op_0_bw="17">
<![CDATA[
log_2_64bit.exit:17  %lhs_V_3 = zext i17 %r_V_28 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="809" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="18" op_0_bw="5">
<![CDATA[
log_2_64bit.exit:20  %rhs_V_3 = zext i5 %shift_constant_V_loa to i18

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="810" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
log_2_64bit.exit:21  %r_V_29 = sub i18 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="811" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="20" op_0_bw="18">
<![CDATA[
log_2_64bit.exit:22  %loc_in_layer_V = sext i18 %r_V_29 to i20

]]></Node>
<StgValue><ssdm name="loc_in_layer_V"/></StgValue>
</operation>

<operation id="812" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit:23  %r_V_37 = sub i6 4, %lhs_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="813" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
log_2_64bit.exit:24  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="814" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit:25  %tmp_99 = sext i6 %r_V_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="815" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="20">
<![CDATA[
log_2_64bit.exit:26  %tmp_100 = zext i20 %loc_in_layer_V to i32

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="816" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit:27  %tmp_101 = sub i6 0, %r_V_37

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="817" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="20" op_0_bw="6">
<![CDATA[
log_2_64bit.exit:28  %tmp_129_cast = sext i6 %tmp_101 to i20

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="818" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
log_2_64bit.exit:29  %tmp_102 = lshr i20 %loc_in_layer_V, %tmp_129_cast

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="819" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
log_2_64bit.exit:30  %tmp_103 = shl i32 %tmp_100, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="820" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="20" op_0_bw="32">
<![CDATA[
log_2_64bit.exit:31  %tmp_182 = trunc i32 %tmp_103 to i20

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="821" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
log_2_64bit.exit:32  %r_V_31 = select i1 %tmp_181, i20 %tmp_102, i20 %tmp_182

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="822" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="20">
<![CDATA[
log_2_64bit.exit:33  %tmp_105 = zext i20 %r_V_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="823" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
log_2_64bit.exit:34  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_105)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
log_2_64bit.exit:35  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_cmd, i8 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
log_2_64bit.exit:36  call void @_ssdm_op_Write.ap_hs.volatile.i8P(i8* %com_port_layer_V, i8 11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="826" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
log_2_64bit.exit:37  %tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
log_2_64bit.exit:38  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
log_2_64bit.exit:39  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %com_port_target_V, i16 %tree_offset_V_cast)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="829" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
log_2_64bit.exit:40  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
log_2_64bit.exit:41  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str25, i32 %tmp_106)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="831" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="8">
<![CDATA[
log_2_64bit.exit:42  %tmp_107 = zext i8 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="832" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="62" op_1_bw="64" op_2_bw="64">
<![CDATA[
log_2_64bit.exit:43  %mark_mask_V_addr_1 = getelementptr [128 x i62]* @mark_mask_V, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr_1"/></StgValue>
</operation>

<operation id="833" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="62" op_0_bw="7">
<![CDATA[
log_2_64bit.exit:44  %rhs_V_4 = load i62* %mark_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="834" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="62" op_0_bw="7">
<![CDATA[
log_2_64bit.exit:44  %rhs_V_4 = load i62* %mark_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="835" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="2" op_0_bw="62">
<![CDATA[
log_2_64bit.exit:45  %tmp_183 = trunc i62 %rhs_V_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="836" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="2" op_0_bw="64">
<![CDATA[
log_2_64bit.exit:46  %tmp_184 = trunc i64 %lhs_V_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="837" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="6" op_0_bw="62">
<![CDATA[
log_2_64bit.exit:47  %tmp_185 = trunc i62 %rhs_V_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="838" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="64">
<![CDATA[
log_2_64bit.exit:48  %tmp_186 = trunc i64 %lhs_V_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="839" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="62">
<![CDATA[
log_2_64bit.exit:49  %tmp_187 = trunc i62 %rhs_V_4 to i14

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="840" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="14" op_0_bw="64">
<![CDATA[
log_2_64bit.exit:50  %tmp_188 = trunc i64 %lhs_V_4 to i14

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="841" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="30" op_0_bw="62">
<![CDATA[
log_2_64bit.exit:51  %tmp_189 = trunc i62 %rhs_V_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="842" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="30" op_0_bw="64">
<![CDATA[
log_2_64bit.exit:52  %tmp_190 = trunc i64 %lhs_V_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="843" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
log_2_64bit.exit:53  %tmp_117 = or i62 %tmp_178, %rhs_V_4

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="844" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit:54  %tmp_118 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %lhs_V_4, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="845" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
log_2_64bit.exit:55  %tmp_119 = or i30 %tmp_190, %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="846" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
log_2_64bit.exit:56  %tmp_120 = or i14 %tmp_188, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="847" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit:57  %tmp_121 = or i6 %tmp_186, %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="848" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
log_2_64bit.exit:58  %tmp_122 = or i2 %tmp_184, %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="849" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
log_2_64bit.exit:59  %r_V_32 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_118, i62 %tmp_117)

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="850" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
log_2_64bit.exit:60  store i64 %r_V_32, i64* %group_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
log_2_64bit.exit:61  %val_assign_7_cast = xor i62 %tmp_117, -1073741824

]]></Node>
<StgValue><ssdm name="val_assign_7_cast"/></StgValue>
</operation>

<operation id="852" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
log_2_64bit.exit:62  %val_assign_7_cast1 = xor i30 %tmp_119, -16384

]]></Node>
<StgValue><ssdm name="val_assign_7_cast1"/></StgValue>
</operation>

<operation id="853" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
log_2_64bit.exit:63  %val_assign_7_cast2 = xor i14 %tmp_120, -64

]]></Node>
<StgValue><ssdm name="val_assign_7_cast2"/></StgValue>
</operation>

<operation id="854" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
log_2_64bit.exit:64  %val_assign_7_cast3 = xor i6 %tmp_121, -4

]]></Node>
<StgValue><ssdm name="val_assign_7_cast3"/></StgValue>
</operation>

<operation id="855" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
log_2_64bit.exit:65  %i_assign_5 = zext i6 %tmp_84 to i32

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="856" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
log_2_64bit.exit:66  %p_Repl2_20 = icmp ne i2 %tmp_122, -1

]]></Node>
<StgValue><ssdm name="p_Repl2_20"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
log_2_64bit.exit:67  %tmp_135 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_76, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
log_2_64bit.exit:68  %sel_tmp18 = icmp eq i2 %tmp_135, 0

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
log_2_64bit.exit:69  %sel_tmp19 = select i1 %sel_tmp18, i32 %heap_tree_V_0_load_3, i32 %heap_tree_V_2_load_11

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
log_2_64bit.exit:70  %sel_tmp20 = icmp eq i2 %tmp_135, 1

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
log_2_64bit.exit:71  %p_Val2_56 = select i1 %sel_tmp20, i32 %heap_tree_V_1_load_7, i32 %sel_tmp19

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
log_2_64bit.exit:72  %p_Result_20 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_56, i32 %i_assign_5, i1 %p_Repl2_20)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
log_2_64bit.exit:73  switch i2 %tmp_135, label %branch52 [
    i2 0, label %branch50
    i2 1, label %branch51
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="46" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="tmp_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch51:0  store i32 %p_Result_20, i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="tmp_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="46" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp><literal name="tmp_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:0  store i32 %p_Result_20, i32* %heap_tree_V_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp><literal name="tmp_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="46" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="tmp_135" val="!0"/>
<literal name="tmp_135" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch52:0  store i32 %p_Result_20, i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="tmp_135" val="!0"/>
<literal name="tmp_135" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:3  %i_assign_6 = zext i8 %tmp_76 to i32

]]></Node>
<StgValue><ssdm name="i_assign_6"/></StgValue>
</operation>

<operation id="871" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:4  %p_Repl2_21 = icmp ne i32 %p_Result_20, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_21"/></StgValue>
</operation>

<operation id="872" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:5  %p_Result_21 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_57, i32 %i_assign_6, i1 %p_Repl2_21)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="873" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:6  store i64 %p_Result_21, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:9  %tmp_193 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %val_assign_7_cast3, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="875" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:10  %p_Repl2_22 = icmp ne i4 %tmp_193, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_22"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="876" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:0  %tmp_123 = phi i32 [ %p_Result_20, %branch50 ], [ %heap_tree_V_0_load_3, %branch51 ], [ %heap_tree_V_0_load_3, %branch52 ]

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="877" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:1  %heap_tree_V_2_load_7 = phi i32 [ %heap_tree_V_2_load_11, %branch50 ], [ %heap_tree_V_2_load_11, %branch51 ], [ %p_Result_20, %branch52 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_7"/></StgValue>
</operation>

<operation id="878" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:2  %heap_tree_V_1_load_4 = phi i32 [ %heap_tree_V_1_load_7, %branch50 ], [ %p_Result_20, %branch51 ], [ %heap_tree_V_1_load_7, %branch52 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_4"/></StgValue>
</operation>

<operation id="879" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:7  %rhs_V_13_cast = zext i8 %tmp_76 to i9

]]></Node>
<StgValue><ssdm name="rhs_V_13_cast"/></StgValue>
</operation>

<operation id="880" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:8  %r_V_33 = add i8 %tmp_76, 64

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="881" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:11  %tmp_136 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %r_V_33, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="882" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:12  %sel_tmp21 = icmp eq i2 %tmp_136, 1

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="883" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:13  %sel_tmp22 = select i1 %sel_tmp21, i32 %heap_tree_V_1_load_4, i32 %heap_tree_V_3_load_13

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="884" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:14  %sel_tmp23 = icmp eq i2 %tmp_136, -2

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="885" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:15  %p_Val2_58 = select i1 %sel_tmp23, i32 %heap_tree_V_2_load_7, i32 %sel_tmp22

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="886" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:16  %p_Result_22 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_58, i32 %i_assign_5, i1 %p_Repl2_22)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="887" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591_ifconv:17  switch i2 %tmp_136, label %branch63 [
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="47" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch63:0  store i32 %p_Result_22, i32* %heap_tree_V_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp_136" val="!1"/>
<literal name="tmp_136" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="890" st_id="48" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch62:0  store i32 %p_Result_22, i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="tmp_136" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="48" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch61:0  store i32 %p_Result_22, i32* %heap_tree_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:0  %tmp_124 = phi i32 [ %p_Result_22, %branch61 ], [ %heap_tree_V_1_load_4, %branch62 ], [ %heap_tree_V_1_load_4, %branch63 ]

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="895" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:1  %heap_tree_V_3_load_s = phi i32 [ %heap_tree_V_3_load_13, %branch61 ], [ %heap_tree_V_3_load_13, %branch62 ], [ %p_Result_22, %branch63 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_s"/></StgValue>
</operation>

<operation id="896" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:2  %heap_tree_V_2_load_8 = phi i32 [ %heap_tree_V_2_load_7, %branch61 ], [ %p_Result_22, %branch62 ], [ %heap_tree_V_2_load_7, %branch63 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_8"/></StgValue>
</operation>

<operation id="897" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:3  %p_Repl2_23 = icmp ne i32 %p_Result_22, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_23"/></StgValue>
</operation>

<operation id="898" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:4  %p_Result_23 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_59, i32 %i_assign_6, i1 %p_Repl2_23)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="899" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:5  store i64 %p_Result_23, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:6  %r_V_34 = add i9 %rhs_V_13_cast, 128

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="901" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:7  %tmp_196 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %val_assign_7_cast2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="902" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:8  %p_Repl2_24 = icmp ne i8 %tmp_196, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_24"/></StgValue>
</operation>

<operation id="903" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:9  %tmp_137 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %r_V_34, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="904" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:10  %sel_tmp24 = icmp eq i3 %tmp_137, 2

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="905" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:11  %sel_tmp25 = select i1 %sel_tmp24, i32 %heap_tree_V_2_load_8, i32 %heap_tree_V_4_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="906" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:12  %sel_tmp26 = icmp eq i3 %tmp_137, 3

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="907" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:13  %p_Val2_60 = select i1 %sel_tmp26, i32 %heap_tree_V_3_load_s, i32 %sel_tmp25

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="908" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:14  %p_Result_24 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_60, i32 %i_assign_5, i1 %p_Repl2_24)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="909" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv:15  switch i3 %tmp_137, label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv [
    i3 2, label %branch72
    i3 3, label %branch73
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="48" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp_137" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch73:0  store i32 %p_Result_24, i32* %heap_tree_V_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp_137" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="912" st_id="49" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp><literal name="tmp_137" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch72:0  store i32 %p_Result_24, i32* %heap_tree_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp><literal name="tmp_137" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:0  %tmp_125 = phi i32 [ %p_Result_24, %branch72 ], [ %heap_tree_V_2_load_8, %branch73 ], [ %heap_tree_V_2_load_8, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv ]

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="915" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:1  %heap_tree_V_4_load_10 = phi i32 [ %heap_tree_V_4_load_14, %branch72 ], [ %heap_tree_V_4_load_14, %branch73 ], [ %p_Result_24, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_10"/></StgValue>
</operation>

<operation id="916" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:2  %heap_tree_V_3_load_10 = phi i32 [ %heap_tree_V_3_load_s, %branch72 ], [ %p_Result_24, %branch73 ], [ %heap_tree_V_3_load_s, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_10"/></StgValue>
</operation>

<operation id="917" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:3  %p_Repl2_25 = icmp ne i32 %p_Result_24, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_25"/></StgValue>
</operation>

<operation id="918" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:4  %p_Result_25 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_61, i32 %i_assign_6, i1 %p_Repl2_25)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="919" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:5  store i64 %p_Result_25, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:6  %r_V_35 = add i9 %rhs_V_13_cast, 192

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="921" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:7  %tmp_199 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %val_assign_7_cast1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="922" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:8  %p_Repl2_26 = icmp ne i16 %tmp_199, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_26"/></StgValue>
</operation>

<operation id="923" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:9  %tmp_138 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %r_V_35, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="924" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:10  %arrayNo16_mask = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_138, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo16_mask"/></StgValue>
</operation>

<operation id="925" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:11  %cond3 = icmp eq i9 %arrayNo16_mask, 192

]]></Node>
<StgValue><ssdm name="cond3"/></StgValue>
</operation>

<operation id="926" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:12  %p_Val2_62 = select i1 %cond3, i32 %heap_tree_V_3_load_10, i32 %heap_tree_V_4_load_10

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="927" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:13  %p_Result_26 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_62, i32 %i_assign_5, i1 %p_Repl2_26)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="928" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv:14  br i1 %cond3, label %branch83, label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="49" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp><literal name="cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch83:0  store i32 %p_Result_26, i32* %heap_tree_V_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp><literal name="cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:2  %p_Repl2_27 = icmp ne i32 %p_Result_26, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_27"/></StgValue>
</operation>

<operation id="932" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:3  %p_Result_27 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_63, i32 %i_assign_6, i1 %p_Repl2_27)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="933" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:4  store i64 %p_Result_27, i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:5  %tmp_202 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %val_assign_7_cast, i32 30, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="935" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:6  %p_Repl2_28 = icmp ne i32 %tmp_202, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_28"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="936" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:0  %tmp_126 = phi i32 [ %heap_tree_V_4_load_10, %branch83 ], [ %p_Result_26, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv ]

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="937" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:1  %tmp_127 = phi i32 [ %p_Result_26, %branch83 ], [ %heap_tree_V_3_load_10, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123_ifconv ]

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="938" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:7  %arrayNo2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %tmp_135)

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="939" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="33" op_0_bw="3">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:8  %arrayNo13_cast = zext i3 %arrayNo2 to i33

]]></Node>
<StgValue><ssdm name="arrayNo13_cast"/></StgValue>
</operation>

<operation id="940" st_id="50" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="33">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:9  %p_Val2_64 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i33(i32 %tmp_123, i32 %tmp_124, i32 %tmp_125, i32 %tmp_127, i32 %tmp_126, i33 %arrayNo13_cast)

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="941" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:10  %p_Result_28 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_64, i32 %i_assign_5, i1 %p_Repl2_28)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="942" st_id="50" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:11  store i32 %p_Result_28, i32* %heap_tree_V_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:12  %p_Repl2_29 = icmp ne i32 %p_Result_28, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_29"/></StgValue>
</operation>

<operation id="944" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:13  %p_Result_29 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_65, i32 %i_assign_6, i1 %p_Repl2_29)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="945" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139:14  br label %199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64">
<![CDATA[
:0  %storemerge1 = phi i64 [ %p_Result_29, %_ZNK11ap_int_baseILi20ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit8591101107117123133139 ], [ %tmp_27, %37 ], [ %p_Result_12, %branch39 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="947" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge1, i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond_101" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="951" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="952" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %addr_HTA_V_3 = call i16 @_ssdm_op_Read.ap_hs.volatile.i16P(i16* %com_port_allocated_addr_V)

]]></Node>
<StgValue><ssdm name="addr_HTA_V_3"/></StgValue>
</operation>

<operation id="954" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="5" op_0_bw="16">
<![CDATA[
:6  %loc2_V = trunc i16 %addr_HTA_V_3 to i5

]]></Node>
<StgValue><ssdm name="loc2_V"/></StgValue>
</operation>

<operation id="955" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str22, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="956" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:8  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %addr_HTA_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="957" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_46, label %36, label %_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:0  %r_V = shl i16 %addr_HTA_V_3, 5

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="959" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:1  %tmp_12 = zext i16 %r_V to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="960" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:2  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:3  %r_V_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %addr_HTA_V_3, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="962" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:4  %tmp_13 = icmp ult i5 %layer0_V, 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="963" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="4" op_0_bw="5">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:5  %tmp_109 = trunc i5 %layer0_V to i4

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="964" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit273:6  br i1 %tmp_13, label %37, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_5 = sub i4 -5, %tmp_109

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="966" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_28 = zext i4 %r_V_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="967" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr_1 = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr_1"/></StgValue>
</operation>

<operation id="968" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_1 = load i33* %maintain_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_1"/></StgValue>
</operation>

<operation id="969" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %arrayNo = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %addr_HTA_V_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="970" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %newIndex_trunc = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %addr_HTA_V_3, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex_trunc"/></StgValue>
</operation>

<operation id="971" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="6">
<![CDATA[
:10  %newIndex5 = zext i6 %newIndex_trunc to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="972" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %heap_tree_V_0_addr = getelementptr [64 x i32]* @heap_tree_V_0, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_addr"/></StgValue>
</operation>

<operation id="973" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %heap_tree_V_1_addr = getelementptr [64 x i32]* @heap_tree_V_1, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_addr"/></StgValue>
</operation>

<operation id="974" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %heap_tree_V_2_addr = getelementptr [64 x i32]* @heap_tree_V_2, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_addr"/></StgValue>
</operation>

<operation id="975" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %heap_tree_V_3_addr = getelementptr [64 x i32]* @heap_tree_V_3, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_addr"/></StgValue>
</operation>

<operation id="976" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %heap_tree_V_4_addr = getelementptr [64 x i32]* @heap_tree_V_4, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_addr"/></StgValue>
</operation>

<operation id="977" st_id="52" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_0_load = load i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load"/></StgValue>
</operation>

<operation id="978" st_id="52" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="6">
<![CDATA[
:17  %heap_tree_V_1_load_3 = load i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_3"/></StgValue>
</operation>

<operation id="979" st_id="52" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
:18  %heap_tree_V_2_load_6 = load i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_6"/></StgValue>
</operation>

<operation id="980" st_id="52" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="6">
<![CDATA[
:19  %heap_tree_V_3_load_9 = load i32* %heap_tree_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_9"/></StgValue>
</operation>

<operation id="981" st_id="52" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="6">
<![CDATA[
:20  %heap_tree_V_4_load_11 = load i32* %heap_tree_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_11"/></StgValue>
</operation>

<operation id="982" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r_V_3 = sub i4 6, %tmp_109

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="983" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_21 = zext i4 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="984" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="3" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %maintain_mask_V_addr = getelementptr [7 x i33]* @maintain_mask_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="maintain_mask_V_addr"/></StgValue>
</operation>

<operation id="985" st_id="52" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load = load i33* %maintain_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load"/></StgValue>
</operation>

<operation id="986" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="988" st_id="53" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load_1 = load i33* %maintain_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_1"/></StgValue>
</operation>

<operation id="989" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="33">
<![CDATA[
:4  %tmp_147 = trunc i33 %maintain_mask_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="990" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="5">
<![CDATA[
:5  %tmp_29_cast = zext i5 %loc2_V to i32

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="991" st_id="53" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_6 = shl i32 %tmp_147, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="992" st_id="53" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="6">
<![CDATA[
:16  %heap_tree_V_0_load = load i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_0_load"/></StgValue>
</operation>

<operation id="993" st_id="53" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="6">
<![CDATA[
:17  %heap_tree_V_1_load_3 = load i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load_3"/></StgValue>
</operation>

<operation id="994" st_id="53" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
:18  %heap_tree_V_2_load_6 = load i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_6"/></StgValue>
</operation>

<operation id="995" st_id="53" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="6">
<![CDATA[
:19  %heap_tree_V_3_load_9 = load i32* %heap_tree_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_9"/></StgValue>
</operation>

<operation id="996" st_id="53" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="6">
<![CDATA[
:20  %heap_tree_V_4_load_11 = load i32* %heap_tree_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_11"/></StgValue>
</operation>

<operation id="997" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_32 = xor i32 %r_V_6, -1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="998" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="5">
<![CDATA[
:8  %tmp_62 = zext i5 %arrayNo to i16

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="999" st_id="54" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="16">
<![CDATA[
:21  %tmp_64 = call i32 @_ssdm_op_Mux.ap_auto.5i32.i16(i32 %heap_tree_V_0_load, i32 %heap_tree_V_1_load_3, i32 %heap_tree_V_2_load_6, i32 %heap_tree_V_3_load_9, i32 %heap_tree_V_4_load_11, i16 %tmp_62)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1000" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_33 = and i32 %tmp_64, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1001" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0">
<![CDATA[
:24  switch i5 %arrayNo, label %_ifconv [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="54" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="arrayNo" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store i32 %tmp_33, i32* %heap_tree_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="arrayNo" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="54" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="arrayNo" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store i32 %tmp_33, i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="arrayNo" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="54" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp><literal name="arrayNo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store i32 %tmp_33, i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp><literal name="arrayNo" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="54" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="arrayNo" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store i32 %tmp_33, i32* %heap_tree_V_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="arrayNo" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1010" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv:0  %heap_tree_V_3_load = phi i32 [ %heap_tree_V_3_load_9, %branch0 ], [ %heap_tree_V_3_load_9, %branch1 ], [ %heap_tree_V_3_load_9, %branch2 ], [ %tmp_33, %branch3 ], [ %heap_tree_V_3_load_9, %38 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load"/></StgValue>
</operation>

<operation id="1011" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv:1  %heap_tree_V_2_load = phi i32 [ %heap_tree_V_2_load_6, %branch0 ], [ %heap_tree_V_2_load_6, %branch1 ], [ %tmp_33, %branch2 ], [ %heap_tree_V_2_load_6, %branch3 ], [ %heap_tree_V_2_load_6, %38 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load"/></StgValue>
</operation>

<operation id="1012" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv:2  %heap_tree_V_1_load = phi i32 [ %heap_tree_V_1_load_3, %branch0 ], [ %tmp_33, %branch1 ], [ %heap_tree_V_1_load_3, %branch2 ], [ %heap_tree_V_1_load_3, %branch3 ], [ %heap_tree_V_1_load_3, %38 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_1_load"/></StgValue>
</operation>

<operation id="1013" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ifconv:3  %heap_tree_V_4_load = phi i32 [ %heap_tree_V_4_load_11, %branch0 ], [ %heap_tree_V_4_load_11, %branch1 ], [ %heap_tree_V_4_load_11, %branch2 ], [ %heap_tree_V_4_load_11, %branch3 ], [ %tmp_33, %38 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load"/></StgValue>
</operation>

<operation id="1014" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:4  %i_assign = zext i11 %r_V_s to i32

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="1015" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %p_Repl2_1 = icmp ne i32 %tmp_33, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="1016" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6  %p_Val2_29 = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="1017" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:7  %p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_29, i32 %i_assign, i1 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1018" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  store i64 %p_Result_1, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:9  %r_V_7 = add i11 %r_V_s, 64

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="1020" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_7, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1021" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:11  %sel_tmp = icmp eq i5 %tmp_108, 1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="1022" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:12  %sel_tmp2 = icmp eq i5 %tmp_108, 2

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="1023" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:13  %sel_tmp4 = icmp eq i5 %tmp_108, 3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="1024" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %newSel = select i1 %sel_tmp4, i32 %heap_tree_V_3_load, i32 %heap_tree_V_2_load

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="1025" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond = or i1 %sel_tmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="1026" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %newSel1 = select i1 %sel_tmp, i32 %heap_tree_V_1_load, i32 %heap_tree_V_4_load

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="1027" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="1028" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_35 = and i32 %newSel2, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1029" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0">
<![CDATA[
_ifconv:19  switch i5 %tmp_108, label %_ifconv13 [
    i5 1, label %branch11
    i5 2, label %branch12
    i5 3, label %branch13
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1030" st_id="56" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store i32 %tmp_35, i32* %heap_tree_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="tmp_108" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="56" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store i32 %tmp_35, i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="tmp_108" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="56" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store i32 %tmp_35, i32* %heap_tree_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1036" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv13:0  %heap_tree_V_3_load_2 = phi i32 [ %heap_tree_V_3_load, %branch11 ], [ %heap_tree_V_3_load, %branch12 ], [ %tmp_35, %branch13 ], [ %heap_tree_V_3_load, %_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_2"/></StgValue>
</operation>

<operation id="1037" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv13:1  %heap_tree_V_2_load_2 = phi i32 [ %heap_tree_V_2_load, %branch11 ], [ %tmp_35, %branch12 ], [ %heap_tree_V_2_load, %branch13 ], [ %heap_tree_V_2_load, %_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_2_load_2"/></StgValue>
</operation>

<operation id="1038" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv13:2  %heap_tree_V_4_load_2 = phi i32 [ %heap_tree_V_4_load, %branch11 ], [ %heap_tree_V_4_load, %branch12 ], [ %heap_tree_V_4_load, %branch13 ], [ %tmp_35, %_ifconv ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_2"/></StgValue>
</operation>

<operation id="1039" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv13:3  %p_Repl2_5 = icmp ne i32 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="1040" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64">
<![CDATA[
_ifconv13:4  %p_Val2_36 = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="1041" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv13:5  %p_Result_5 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_36, i32 %i_assign, i1 %p_Repl2_5)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1042" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv13:6  store i64 %p_Result_5, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv13:7  %r_V_8 = add i11 %r_V_s, 128

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="1044" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv13:8  %tmp_128 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_8, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1045" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv13:9  %sel_tmp8 = icmp eq i5 %tmp_128, 2

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="1046" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv13:10  %sel_tmp10 = select i1 %sel_tmp8, i32 %heap_tree_V_2_load_2, i32 %heap_tree_V_4_load_2

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="1047" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv13:11  %sel_tmp11 = icmp eq i5 %tmp_128, 3

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="1048" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv13:12  %heap_tree_V_load_2_p = select i1 %sel_tmp11, i32 %heap_tree_V_3_load_2, i32 %sel_tmp10

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_2_p"/></StgValue>
</operation>

<operation id="1049" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv13:13  %tmp_37 = and i32 %heap_tree_V_load_2_p, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1050" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
_ifconv13:14  switch i5 %tmp_128, label %_ifconv30 [
    i5 2, label %branch22
    i5 3, label %branch23
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1051" st_id="58" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp><literal name="tmp_128" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:0  store i32 %tmp_37, i32* %heap_tree_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp><literal name="tmp_128" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ifconv30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="58" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="tmp_128" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store i32 %tmp_37, i32* %heap_tree_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="tmp_128" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ifconv30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv30:6  %r_V_9 = add i11 %r_V_s, 192

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="1056" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv30:7  %tmp_131 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %r_V_9, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1057" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
_ifconv30:8  %arrayNo8_mask = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_131, i6 0)

]]></Node>
<StgValue><ssdm name="arrayNo8_mask"/></StgValue>
</operation>

<operation id="1058" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv30:9  %cond1 = icmp eq i11 %arrayNo8_mask, 192

]]></Node>
<StgValue><ssdm name="cond1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1059" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv30:0  %heap_tree_V_4_load_5 = phi i32 [ %heap_tree_V_4_load_2, %branch22 ], [ %heap_tree_V_4_load_2, %branch23 ], [ %tmp_37, %_ifconv13 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_5"/></StgValue>
</operation>

<operation id="1060" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv30:1  %heap_tree_V_3_load_5 = phi i32 [ %heap_tree_V_3_load_2, %branch22 ], [ %tmp_37, %branch23 ], [ %heap_tree_V_3_load_2, %_ifconv13 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_3_load_5"/></StgValue>
</operation>

<operation id="1061" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv30:2  %p_Repl2_9 = icmp ne i32 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_9"/></StgValue>
</operation>

<operation id="1062" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64">
<![CDATA[
_ifconv30:3  %p_Val2_42 = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="1063" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv30:4  %p_Result_9 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_42, i32 %i_assign, i1 %p_Repl2_9)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="1064" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv30:5  store i64 %p_Result_9, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv30:10  %heap_tree_V_load_3_p = select i1 %cond1, i32 %heap_tree_V_3_load_5, i32 %heap_tree_V_4_load_5

]]></Node>
<StgValue><ssdm name="heap_tree_V_load_3_p"/></StgValue>
</operation>

<operation id="1066" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv30:11  %tmp_39 = and i32 %heap_tree_V_load_3_p, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1067" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv30:12  br i1 %cond1, label %branch33, label %branch39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1068" st_id="60" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:0  store i32 %tmp_39, i32* %heap_tree_V_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1070" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch39:0  %heap_tree_V_4_load_8 = phi i32 [ %heap_tree_V_4_load_5, %branch33 ], [ %tmp_39, %_ifconv30 ]

]]></Node>
<StgValue><ssdm name="heap_tree_V_4_load_8"/></StgValue>
</operation>

<operation id="1071" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39:1  %p_Repl2_11 = icmp ne i32 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_11"/></StgValue>
</operation>

<operation id="1072" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64">
<![CDATA[
branch39:2  %p_Val2_44 = load i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="1073" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch39:3  %p_Result_11 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_44, i32 %i_assign, i1 %p_Repl2_11)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="1074" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch39:4  store i64 %p_Result_11, i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39:5  %tmp_41 = and i32 %heap_tree_V_4_load_8, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1076" st_id="61" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch39:6  store i32 %tmp_41, i32* %heap_tree_V_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39:7  %p_Repl2_12 = icmp ne i32 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_12"/></StgValue>
</operation>

<operation id="1078" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64">
<![CDATA[
branch39:8  %p_Val2_45 = load i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="1079" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch39:9  %p_Result_12 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_45, i32 %i_assign, i1 %p_Repl2_12)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="1080" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0">
<![CDATA[
branch39:10  br label %199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1081" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="33" op_0_bw="3">
<![CDATA[
:3  %maintain_mask_V_load = load i33* %maintain_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1082" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="33">
<![CDATA[
:4  %maintain_mask_V_load_4 = sext i33 %maintain_mask_V_load to i64

]]></Node>
<StgValue><ssdm name="maintain_mask_V_load_4"/></StgValue>
</operation>

<operation id="1083" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_22 = zext i11 %r_V_s to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1084" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %r_V_4 = shl i64 %maintain_mask_V_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="1085" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp0_V_1 = xor i64 %r_V_4, -1

]]></Node>
<StgValue><ssdm name="tmp0_V_1"/></StgValue>
</operation>

<operation id="1086" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64">
<![CDATA[
:8  %top_heap_V_0_load = load i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_0_load"/></StgValue>
</operation>

<operation id="1087" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_23 = and i64 %top_heap_V_0_load, %tmp0_V_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1088" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  store i64 %tmp_23, i64* @top_heap_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64">
<![CDATA[
:11  %top_heap_V_1_load = load i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name="top_heap_V_1_load"/></StgValue>
</operation>

<operation id="1090" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_24 = and i64 %top_heap_V_1_load, %tmp0_V_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1091" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  store i64 %tmp_24, i64* @top_heap_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64">
<![CDATA[
:14  %top_heap_V_2_load = load i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_2_load"/></StgValue>
</operation>

<operation id="1093" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_25 = and i64 %top_heap_V_2_load, %tmp0_V_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1094" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  store i64 %tmp_25, i64* @top_heap_V_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64">
<![CDATA[
:17  %top_heap_V_3_load = load i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name="top_heap_V_3_load"/></StgValue>
</operation>

<operation id="1096" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_26 = and i64 %top_heap_V_3_load, %tmp0_V_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1097" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  store i64 %tmp_26, i64* @top_heap_V_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="64">
<![CDATA[
:20  %top_heap_V_4_load = load i64* @top_heap_V_4, align 16

]]></Node>
<StgValue><ssdm name="top_heap_V_4_load"/></StgValue>
</operation>

<operation id="1099" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_27 = and i64 %top_heap_V_4_load, %tmp0_V_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1100" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
