<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C35 (0x020B40DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2022/04/20 14:21:27  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[0]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[10]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[11]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[12]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[13]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[14]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[15]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[16]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[17]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[18]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[19]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[1]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[20]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[21]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[22]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[23]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[24]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[25]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[26]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[27]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[28]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[29]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[2]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[30]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[31]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[3]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[4]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[5]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[6]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[7]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[8]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[9]" tap_mode="classic"/>
          <wire name="SW[0]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[0]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[10]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[11]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[12]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[13]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[14]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[15]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[16]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[17]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[18]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[19]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[1]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[20]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[21]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[22]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[23]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[24]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[25]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[26]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[27]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[28]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[29]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[2]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[30]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[31]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[3]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[4]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[5]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[6]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[7]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[8]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[9]" tap_mode="classic"/>
          <wire name="SW[0]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[0]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[10]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[11]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[12]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[13]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[14]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[15]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[16]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[17]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[18]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[19]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[1]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[20]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[21]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[22]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[23]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[24]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[25]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[26]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[27]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[28]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[29]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[2]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[30]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[31]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[3]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[4]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[5]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[6]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[7]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[8]" tap_mode="classic"/>
          <wire name="ARM:cpu|IF_Stage:if_stage|PC[9]" tap_mode="classic"/>
          <wire name="SW[0]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="SW[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="input pin"/>
          <node name="ARM:cpu|IF_Stage:if_stage|PC" order="msb_to_lsb" radix="signed_dec" type="combinatorial">
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
            <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="combinatorial"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="SW[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="input pin"/>
          <bus name="ARM:cpu|IF_Stage:if_stage|PC" order="msb_to_lsb" radix="signed_dec" type="combinatorial">
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="combinatorial"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="SW[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="input pin"/>
          <bus name="ARM:cpu|IF_Stage:if_stage|PC" order="msb_to_lsb" radix="signed_dec" type="combinatorial">
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ARM:cpu|IF_Stage:if_stage|PC[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="combinatorial"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="BA5FDC42" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2022/04/20 14:21:27  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'SW[0]' == falling edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2022/04/20 14:28:32  #0" power_up_mode="false" sample_depth="512" trigger_position="64">000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000001000000000000000000000010000000000000000000000000000000000010000000000000000000000000000010010000000000000000000000000000000001000000000000000000000000000010001000000000000000000000000000000011000000000000000000000000000010011000000000000000000000000000000000100000000000000000000000000010000100000000000000000000000000000010100000000000000000000000000010010100000000000000000000000000000001100000000000000000000000000010001100000000000000000000000000000011100000000000000000000000000010011100000000000000000000000000000000010000000000000000000000000010000010000000000000000000000000000010010000000000000000000000000010010010000000000000000000000000000001010000000000000000000000000010001010000000000000000000000000000011010000000000000000000000000010011010000000000000000000000000000000110000000000000000000000000010000110000000000000000000000000000010110000000000000000000000000010010110000000000000000000000000000001110000000000000000000000000010001110000000000000000000000000000011110000000000000000000000000010011110000000000000000000000000000000001000000000000000000000000010000001000000000000000000000000000010001000000000000000000000000010010001000000000000000000000000000001001000000000000000000000000010001001000000000000000000000000000011001000000000000000000000000010011001000000000000000000000000000000101000000000000000000000000010000101000000000000000000000000000010101000000000000000000000000010010101000000000000000000000000000001101000000000000000000000000010001101000000000000000000000000000011101000000000000000000000000010011101000000000000000000000000000000011000000000000000000000000010000011000000000000000000000000000010011000000000000000000000000010010011000000000000000000000000000001011000000000000000000000000010001011000000000000000000000000000011011000000000000000000000000010011011000000000000000000000000000000111000000000000000000000000010000111000000000000000000000000000010111000000000000000000000000010010111000000000000000000000000000001111000000000000000000000000010001111000000000000000000000000000011111000000000000000000000000010011111000000000000000000000000000000000100000000000000000000000010000000100000000000000000000000000010000100000000000000000000000010010000100000000000000000000000000001000100000000000000000000000010001000100000000000000000000000000011000100000000000000000000000010011000100000000000000000000000000000100100000000000000000000000010000100100000000000000000000000000010100100000000000000000000000010010100100000000000000000000000000001100100000000000000000000000010001100100000000000000000000000000011100100000000000000000000000010011100100000000000000000000000000000010100000000000000000000000010000010100000000000000000000000000010010100000000000000000000000010010010100000000000000000000000000001010100000000000000000000000010001010100000000000000000000000000011010100000000000000000000000010011010100000000000000000000000000000110100000000000000000000000010000110100000000000000000000000000010110100000000000000000000000010010110100000000000000000000000000001110100000000000000000000000010001110100000000000000000000000000011110100000000000000000000000010011110100000000000000000000000000000001100000000000000000000000010000001100000000000000000000000000010001100000000000000000000000010010001100000000000000000000000000001001100000000000000000000000010001001100000000000000000000000000011001100000000000000000000000010011001100000000000000000000000000000101100000000000000000000000010000101100000000000000000000000000010101100000000000000000000000010010101100000000000000000000000000001101100000000000000000000000010001101100000000000000000000000000011101100000000000000000000000010011101100000000000000000000000000000011100000000000000000000000010000011100000000000000000000000000010011100000000000000000000000010010011100000000000000000000000000001011100000000000000000000000010001011100000000000000000000000000011011100000000000000000000000010011011100000000000000000000000000000111100000000000000000000000010000111100000000000000000000000000010111100000000000000000000000010010111100000000000000000000000000001111100000000000000000000000010001111100000000000000000000000000011111100000000000000000000000010011111100000000000000000000000000000000010000000000000000000000010000000010000000000000000000000000010000010000000000000000000000010010000010000000000000000000000000001000010000000000000000000000010001000010000000000000000000000000011000010000000000000000000000010011000010000000000000000000000000000100010000000000000000000000010000100010000000000000000000000000010100010000000000000000000000010010100010000000000000000000000000001100010000000000000000000000010001100010000000000000000000000000011100010000000000000000000000010011100010000000000000000000000000000010010000000000000000000000010000010010000000000000000000000000010010010000000000000000000000010010010010000000000000000000000000001010010000000000000000000000010001010010000000000000000000000000011010010000000000000000000000010011010010000000000000000000000000000110010000000000000000000000010000110010000000000000000000000000010110010000000000000000000000010010110010000000000000000000000000001110010000000000000000000000010001110010000000000000000000000000011110010000000000000000000000010011110010000000000000000000000000000001010000000000000000000000010000001010000000000000000000000000010001010000000000000000000000010010001010000000000000000000000000001001010000000000000000000000010001001010000000000000000000000000011001010000000000000000000000010011001010000000000000000000000000000101010000000000000000000000010000101010000000000000000000000000010101010000000000000000000000010010101010000000000000000000000000001101010000000000000000000000010001101010000000000000000000000000011101010000000000000000000000010011101010000000000000000000000000000011010000000000000000000000010000011010000000000000000000000000010011010000000000000000000000010010011010000000000000000000000000001011010000000000000000000000010001011010000000000000000000000000011011010000000000000000000000010011011010000000000000000000000000000111010000000000000000000000010000111010000000000000000000000000010111010000000000000000000000010010111010000000000000000000000000001111010000000000000000000000010001111010000000000000000000000000011111010000000000000000000000010011111010000000000000000000000000000000110000000000000000000000010000000110000000000000000000000000010000110000000000000000000000010010000110000000000000000000000000001000110000000000000000000000010001000110000000000000000000000000011000110000000000000000000000010011000110000000000000000000000000000100110000000000000000000000010000100110000000000000000000000000010100110000000000000000000000010010100110000000000000000000000000001100110000000000000000000000010001100110000000000000000000000000011100110000000000000000000000010011100110000000000000000000000000000010110000000000000000000000010000010110000000000000000000000000010010110000000000000000000000010010010110000000000000000000000000001010110000000000000000000000010001010110000000000000000000000000011010110000000000000000000000010011010110000000000000000000000000000110110000000000000000000000010000110110000000000000000000000000010110110000000000000000000000010010110110000000000000000000000000001110110000000000000000000000010001110110000000000000000000000000011110110000000000000000000000010011110110000000000000000000000000000001110000000000000000000000010000001110000000000000000000000000010001110000000000000000000000010010001110000000000000000000000000001001110000000000000000000000010001001110000000000000000000000000011001110000000000000000000000010011001110000000000000000000000000000101110000000000000000000000010000101110000000000000000000000000010101110000000000000000000000010010101110000000000000000000000000001101110000000000000000000000010001101110000000000000000000000000011101110000000000000000000000010011101110000000000000000000000000000011110000000000000000000000010000011110000000000000000000000000010011110000000000000000000000010010011110000000000000000000000000001011110000000000000000000000010001011110000000000000000000000000011011110000000000000000000000010011011110000000000000000000000000000111110000000000000000000000010000111110000000000000000000000000010111110000000000000000000000010010111110000000000000000000000000001111110000000000000000000000010001111110000000000000000000000000011111110000000000000000000000010011111110010000000000000000000000000000000010000000000000000000010000000000010000000000000000000000010000000010000000000000000000010010000000010000000000000000000000001000000010000000000000000000010001000000010000000000000000000000011000000010000000000000000000010011000000010000000000000000000000000100000010000000000000000000010000100000010000000000000000000000010100000010000000000000000000010010100000010000000000000000000000001100000010000000000000000000010001100000010000000000000000000000011100000010000000000000000000010011100000010000000000000000000000000010000010000000000000000000010000010000010000000000000000000000010010000010000000000000000000010010010000010000000000000000000000001010000010000000000000000000010001010000010000000000000000000000011010000010000000000000000000010011010000010000000000000000000000000110000010000000000000000000010000110000010000000000000000000000010110000010000000000000000000010010110000010000000000000000000000001110000010000000000000000000010001110000010000000000000000000000011110000010000000000000000000010011110000010000000000000000000000000001000010000000000000000000010000001000010000000000000000000000010001000010000000000000000000010010001000010000000000000000000000001001000010000000000000000000010001001000010000000000000000000000011001000010000000000000000000010011001000010000000000000000000000000101000010000000000000000000010000101000010000000000000000000000010101000010000000000000000000010010101000010000000000000000000000001101000010000000000000000000010001101000010000000000000000000000011101000010000000000000000000010011101000010000000000000000000000000011000010000000000000000000010000011000010000000000000000000000010011000010000000000000000000010010011000010000000000000000000000001011000010000000000000000000010001011000010000000000000000000000011011000010000000000000000000010011011000010000000000000000000000000111000010000000000000000000010000111000010000000000000000000000010111000010000000000000000000010010111000010000000000000000000000001111000010000000000000000000010001111000010000000000000000000000011111000010000000000000000000010011111000010000000000000000000000000000100010000000000000000000010000000100010000000000000000000000010000100010000000000000000000010010000100010000000000000000000000001000100010000000000000000000010001000100010000000000000000000000011000100010000000000000000000010011000100010000000000000000000000000100100010000000000000000000010000100100010000000000000000000000010100100010000000000000000000010010100100010000000000000000000000001100100010000000000000000000010001100100010000000000000000000000011100100010000000000000000000010011100100010000000000000000000000000010100010000000000000000000010000010100010000000000000000000000010010100010000000000000000000010010010100010000000000000000000000001010100010000000000000000000010001010100010000000000000000000000011010100010000000000000000000010011010100010000000000000000000000000110100010000000000000000000010000110100010000000000000000000000010110100010000000000000000000010010110100010000000000000000000000001110100010000000000000000000010001110100010000000000000000000000011110100010000000000000000000010011110100010000000000000000000000000001100010000000000000000000010000001100010000000000000000000000010001100010000000000000000000010010001100010000000000000000000000001001100010000000000000000000010001001100010000000000000000000000011001100010000000000000000000010011001100010000000000000000000000000101100010000000000000000000010000101100010000000000000000000000010101100010000000000000000000010010101100010000000000000000000000001101100010000000000000000000010001101100010000000000000000000000011101100010000000000000000000010011101100010000000000000000000000000011100010000000000000000000010000011100010000000000000000000000010011100010000000000000000000010010011100010000000000000000000000001011100010000000000000000000010001011100010000000000000000000000011011100010000000000000000000010011011100010000000000000000000000000111100010000000000000000000010000111100010000000000000000000000010111100010000000000000000000010010111100010000000000000000000000001111100010000000000000000000010001111100010000000000000000000000011111100010000000000000000000010011111100010000000000000000000000000000010010000000000000000000010000000010010000000000000000000000010000010010000000000000000000010010000010010000000000000000000000001000010010000000000000000000010001000010010000000000000000000000011000010010000000000000000000010011000010010000000000000000000000000100010010000000000000000000010000100010010000000000000000000000010100010010000000000000000000010010100010010000000000000000000000001100010010000000000000000000010001100010010000000000000000000000011100010010000000000000000000010011100010010000000000000000000000000010010010000000000000000000010000010010010000000000000000000000010010010010000000000000000000010010010010010000000000000000000000001010010010000000000000000000010001010010010000000000000000000000011010010010000000000000000000010011010010010000000000000000000000000110010010000000000000000000010000110010010000000000000000000000010110010010000000000000000000010010110010010000000000000000000000001110010010000000000000000000010001110010010000000000000000000000011110010010000000000000000000010011110010010000000000000000000000000001010010000000000000000000010000001010010000000000000000000000010001010010000000000000000000010010001010010000000000000000000000001001010010000000000000000000010001001010010000000000000000000000011001010010000000000000000000010011001010010000000000000000000000000101010010000000000000000000010000101010010000000000000000000000010101010010000000000000000000010010101010010000000000000000000000001101010010000000000000000000010001101010010000000000000000000000011101010010000000000000000000010011101010010000000000000000000000000011010010000000000000000000010000011010010000000000000000000000010011010010000000000000000000010010011010010000000000000000000000001011010010000000000000000000010001011010010000000000000000000000011011010010000000000000000000010011011010010000000000000000000000000111010010000000000000000000010000111010010000000000000000000000010111010010000000000000000000010010111010010000000000000000000000001111010010000000000000000000010001111010010000000000000000000000011111010010000000000000000000010011111010010000000000000000000000000000110</data>
          <extradata>1111111111111111111111111111111111111111111111111111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="9"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="32736"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1001"/>
    <multi attribute="jtag widget size" size="2" value="370,294"/>
  </global_info>
</session>
