// Seed: 1011236012
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_4 = -1;
  assign id_1 = -1'b0;
  wire id_5;
  assign id_1 = id_4;
  assign id_2 = -1;
  wor id_6;
  uwire id_7, id_8, id_9 = id_6, id_10;
  tri0 id_11;
  wire id_12;
  wire id_13, id_14;
  initial id_6 = id_11;
  assign id_7 = id_4 && id_4;
endmodule
module module_1;
  id_1(
      id_2, id_3
  );
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
