{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576892386612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576892386614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:39:46 2019 " "Processing started: Sat Dec 21 09:39:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576892386614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576892386614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUlap -c CPUlap " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUlap -c CPUlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576892386614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576892387458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/zlap/zlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/zlap/zlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zlap-struct " "Found design unit 1: Zlap-struct" {  } { { "../Zlap/Zlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Zlap/Zlap.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388188 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zlap " "Found entity 1: Zlap" {  } { { "../Zlap/Zlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Zlap/Zlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/smlap/smlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/smlap/smlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMlap-struct " "Found design unit 1: SMlap-struct" {  } { { "../SMlap/SMlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388204 ""} { "Info" "ISGN_ENTITY_NAME" "1 SMlap " "Found entity 1: SMlap" {  } { { "../SMlap/SMlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/shflap/shflap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/shflap/shflap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHFlap-struct " "Found design unit 1: SHFlap-struct" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388210 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHFlap " "Found entity 1: SHFlap" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/seletlap/selectlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/seletlap/selectlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECTlap-struct " "Found design unit 1: SELECTlap-struct" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388210 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECTlap " "Found entity 1: SELECTlap" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/reglap/reglap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/reglap/reglap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGlap-struct " "Found design unit 1: REGlap-struct" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388222 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGlap " "Found entity 1: REGlap" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/ramlap/ramlap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/ramlap/ramlap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAMlap " "Found entity 1: RAMlap" {  } { { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/pclap/pclap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/pclap/pclap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PClap-struct " "Found design unit 1: PClap-struct" {  } { { "../PClap/PClap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388236 ""} { "Info" "ISGN_ENTITY_NAME" "1 PClap " "Found entity 1: PClap" {  } { { "../PClap/PClap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/order/order.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/order/order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 order-struct " "Found design unit 1: order-struct" {  } { { "../order/order.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/order/order.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388242 ""} { "Info" "ISGN_ENTITY_NAME" "1 order " "Found entity 1: order" {  } { { "../order/order.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/order/order.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/irlap/irlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/irlap/irlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRlap-struct " "Found design unit 1: IRlap-struct" {  } { { "../IRlap/IRlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/IRlap/IRlap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388253 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRlap " "Found entity 1: IRlap" {  } { { "../IRlap/IRlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/IRlap/IRlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/execute/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/execute/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-struct " "Found design unit 1: execute-struct" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388257 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/clap/clap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/clap/clap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clap-struct " "Found design unit 1: Clap-struct" {  } { { "../Clap/Clap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Clap/Clap.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clap " "Found entity 1: Clap" {  } { { "../Clap/Clap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Clap/Clap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/alulap/alulap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/alulap/alulap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUlap-struct " "Found design unit 1: ALUlap-struct" {  } { { "../ALUlap/ALUlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/ALUlap/ALUlap.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUlap " "Found entity 1: ALUlap" {  } { { "../ALUlap/ALUlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/ALUlap/ALUlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpulap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpulap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUlap " "Found entity 1: CPUlap" {  } { { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892388286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892388286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUlap " "Elaborating entity \"CPUlap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576892388671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMlap SMlap:inst9 " "Elaborating entity \"SMlap\" for hierarchy \"SMlap:inst9\"" {  } { { "CPUlap.bdf" "inst9" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 1304 1440 -16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388671 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp SMlap.vhd(22) " "VHDL Process Statement warning at SMlap.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SMlap/SMlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388688 "|CPUlap|SMlap:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:inst5 " "Elaborating entity \"execute\" for hierarchy \"execute:inst5\"" {  } { { "CPUlap.bdf" "inst5" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 1792 2016 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388703 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMP execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"JMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388704 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388705 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVA execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"MOVA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388706 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"IN0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMP execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"JMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388707 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB execute.vhd(42) " "VHDL Process Statement warning at execute.vhd(42): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVA execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"MOVA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388708 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388709 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388709 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388709 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388710 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388710 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388710 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"OUT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388710 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388710 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388711 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388711 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388711 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388711 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388711 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388711 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388712 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(45) " "VHDL Process Statement warning at execute.vhd(45): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388712 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(46) " "VHDL Process Statement warning at execute.vhd(46): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388712 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(48) " "VHDL Process Statement warning at execute.vhd(48): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388712 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388712 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388713 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388713 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388713 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388713 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388714 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388714 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388714 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388714 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388714 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HALT execute.vhd(52) " "VHDL Process Statement warning at execute.vhd(52): signal \"HALT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388715 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(54) " "VHDL Process Statement warning at execute.vhd(54): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388715 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC execute.vhd(56) " "VHDL Process Statement warning at execute.vhd(56): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388715 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB execute.vhd(58) " "VHDL Process Statement warning at execute.vhd(58): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892388715 "|CPUlap|execute:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order order:inst3 " "Elaborating entity \"order\" for hierarchy \"order:inst3\"" {  } { { "CPUlap.bdf" "inst3" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 1592 1752 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRlap IRlap:inst4 " "Elaborating entity \"IRlap\" for hierarchy \"IRlap:inst4\"" {  } { { "CPUlap.bdf" "inst4" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 32 1288 1456 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMlap RAMlap:inst " "Elaborating entity \"RAMlap\" for hierarchy \"RAMlap:inst\"" {  } { { "CPUlap.bdf" "inst" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -136 992 1128 -8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "../RAMlap/RAMlap.bdf" "RAMlap" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMlap:inst\|LPM_RAM_IO:RAMlap " "Instantiated megafunction \"RAMlap:inst\|LPM_RAM_IO:RAMlap\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif " "Parameter \"LPM_FILE\" = \"C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388782 ""}  } { { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576892388782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388835 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -136 992 1128 -8 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1576892388839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\", which is child of megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892388968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ce1 " "Found entity 1: altsyncram_4ce1" {  } { { "db/altsyncram_4ce1.tdf" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/db/altsyncram_4ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892389061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892389061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ce1 RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated " "Elaborating entity \"altsyncram_4ce1\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTlap SELECTlap:inst10 " "Elaborating entity \"SELECTlap\" for hierarchy \"SELECTlap:inst10\"" {  } { { "CPUlap.bdf" "inst10" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -112 648 832 0 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389108 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCi SELECTlap.vhd(16) " "VHDL Process Statement warning at SELECTlap.vhd(16): signal \"PCi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389109 "|CPUlap|SELECTlap:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ai SELECTlap.vhd(18) " "VHDL Process Statement warning at SELECTlap.vhd(18): signal \"Ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389110 "|CPUlap|SELECTlap:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bi SELECTlap.vhd(20) " "VHDL Process Statement warning at SELECTlap.vhd(20): signal \"Bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389110 "|CPUlap|SELECTlap:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGlap REGlap:inst15 " "Elaborating entity \"REGlap\" for hierarchy \"REGlap:inst15\"" {  } { { "CPUlap.bdf" "inst15" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 72 552 736 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WA REGlap.vhd(80) " "VHDL Process Statement warning at REGlap.vhd(80): signal \"WA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389116 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inA REGlap.vhd(82) " "VHDL Process Statement warning at REGlap.vhd(82): signal \"inA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inB REGlap.vhd(84) " "VHDL Process Statement warning at REGlap.vhd(84): signal \"inB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(86) " "VHDL Process Statement warning at REGlap.vhd(86): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(88) " "VHDL Process Statement warning at REGlap.vhd(88): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA REGlap.vhd(91) " "VHDL Process Statement warning at REGlap.vhd(91): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inA REGlap.vhd(93) " "VHDL Process Statement warning at REGlap.vhd(93): signal \"inA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inB REGlap.vhd(95) " "VHDL Process Statement warning at REGlap.vhd(95): signal \"inB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(97) " "VHDL Process Statement warning at REGlap.vhd(97): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(99) " "VHDL Process Statement warning at REGlap.vhd(99): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389117 "|CPUlap|REGlap:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PClap PClap:inst6 " "Elaborating entity \"PClap\" for hierarchy \"PClap:inst6\"" {  } { { "CPUlap.bdf" "inst6" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 408 576 16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389124 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevPC PClap.vhd(24) " "VHDL Process Statement warning at PClap.vhd(24): signal \"prevPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PClap/PClap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389125 "|CPUlap|PClap:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHFlap SHFlap:inst8 " "Elaborating entity \"SHFlap\" for hierarchy \"SHFlap:inst8\"" {  } { { "CPUlap.bdf" "inst8" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 344 768 928 456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift SHFlap.vhd(31) " "VHDL Process Statement warning at SHFlap.vhd(31): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892389132 "|CPUlap|SHFlap:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUlap ALUlap:inst14 " "Elaborating entity \"ALUlap\" for hierarchy \"ALUlap:inst14\"" {  } { { "CPUlap.bdf" "inst14" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 776 928 296 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zlap Zlap:inst7 " "Elaborating entity \"Zlap\" for hierarchy \"Zlap:inst7\"" {  } { { "CPUlap.bdf" "inst7" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 368 480 624 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clap Clap:inst2 " "Elaborating entity \"Clap\" for hierarchy \"Clap:inst2\"" {  } { { "CPUlap.bdf" "inst2" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 240 480 624 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892389151 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[0\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[0\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[1\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[1\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[2\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[2\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[3\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[3\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[4\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[4\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[5\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[5\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[6\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[6\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[7\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[7\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892389319 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1576892389319 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[7\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[7\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[6\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[6\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[5\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[5\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[4\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[4\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[3\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[3\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[2\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[2\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[1\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[1\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[0\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[0\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892390067 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1576892390067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576892391789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576892391789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576892391970 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576892391970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576892391970 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576892391970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576892391970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576892392025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:39:52 2019 " "Processing ended: Sat Dec 21 09:39:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576892392025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576892392025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576892392025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576892392025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576892394039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576892394039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:39:53 2019 " "Processing started: Sat Dec 21 09:39:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576892394039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576892394039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPUlap -c CPUlap " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUlap -c CPUlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576892394039 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576892394329 ""}
{ "Info" "0" "" "Project  = CPUlap" {  } {  } 0 0 "Project  = CPUlap" 0 0 "Fitter" 0 0 1576892394330 ""}
{ "Info" "0" "" "Revision = CPUlap" {  } {  } 0 0 "Revision = CPUlap" 0 0 "Fitter" 0 0 1576892394330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1576892394444 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPUlap EP1C3T144C8 " "Selected device EP1C3T144C8 for design \"CPUlap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576892394455 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576892394581 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Device EP1C3T144A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576892395028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Device EP1C6T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576892395028 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576892395028 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Pin ~nCSO~ is reserved at location 12" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576892395029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Pin ~ASDO~ is reserved at location 25" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576892395029 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576892395029 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[7\] " "Pin Data_Out\[7\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[7] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[7\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[6\] " "Pin Data_Out\[6\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[6] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[6\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[5\] " "Pin Data_Out\[5\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[5] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[5\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[4\] " "Pin Data_Out\[4\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[4] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[4\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[3\] " "Pin Data_Out\[3\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[3] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[3\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[2\] " "Pin Data_Out\[2\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[2] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[2\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[1\] " "Pin Data_Out\[1\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[1] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[1\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[0\] " "Pin Data_Out\[0\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_Out[0] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_Out\[0\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 1296 1472 200 "Data_Out" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SM " "Pin SM not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { SM } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SM" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -152 1560 1736 -136 "SM" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[7\] " "Pin Areg\[7\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[7] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[7\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[6\] " "Pin Areg\[6\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[6] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[6\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[5\] " "Pin Areg\[5\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[5] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[5\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[4\] " "Pin Areg\[4\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[4] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[4\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[3\] " "Pin Areg\[3\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[3] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[3\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[2\] " "Pin Areg\[2\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[2] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[2\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[1\] " "Pin Areg\[1\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[1] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[1\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Areg\[0\] " "Pin Areg\[0\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Areg[0] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Areg\[0\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 128 800 976 144 "Areg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Areg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[7\] " "Pin Breg\[7\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[7] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[7\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[6\] " "Pin Breg\[6\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[6] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[6\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[5\] " "Pin Breg\[5\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[5] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[5\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[4\] " "Pin Breg\[4\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[4] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[4\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[3\] " "Pin Breg\[3\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[3] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[3\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[2\] " "Pin Breg\[2\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[2] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[2\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[1\] " "Pin Breg\[1\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[1] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[1\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breg\[0\] " "Pin Breg\[0\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Breg[0] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Breg\[0\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 144 800 976 160 "Breg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Breg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[7\] " "Pin Creg\[7\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[7] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[7\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[6\] " "Pin Creg\[6\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[6] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[6\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[5\] " "Pin Creg\[5\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[5] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[5\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[4\] " "Pin Creg\[4\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[4] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[4\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[3\] " "Pin Creg\[3\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[3] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[3\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[2\] " "Pin Creg\[2\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[2] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[2\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[1\] " "Pin Creg\[1\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[1] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[1\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Creg\[0\] " "Pin Creg\[0\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Creg[0] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Creg\[0\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 800 976 176 "Creg" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Creg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[7\] " "Pin Order\[7\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[7] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[7\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[6\] " "Pin Order\[6\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[6] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[6\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[5\] " "Pin Order\[5\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[5] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[5\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[4\] " "Pin Order\[4\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[4] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[4\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[3\] " "Pin Order\[3\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[3] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[3\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[2\] " "Pin Order\[2\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[2] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[2\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[1\] " "Pin Order\[1\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[1] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[1\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Order\[0\] " "Pin Order\[0\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Order[0] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Order\[0\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 384 1664 1840 400 "Order" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Order[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -40 208 376 -24 "CLK" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[7\] " "Pin Data_In\[7\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[7] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[7\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[6\] " "Pin Data_In\[6\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[6] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[6\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[5\] " "Pin Data_In\[5\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[5] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[5\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[4\] " "Pin Data_In\[4\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[4] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[4\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[3\] " "Pin Data_In\[3\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[3] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[3\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[2\] " "Pin Data_In\[2\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[2] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[2\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[1\] " "Pin Data_In\[1\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[1] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[1\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[0\] " "Pin Data_In\[0\] not assigned to an exact location on the device" {  } { { "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/lap/downloads/quartus/quartus/bin64/pin_planner.ppl" { Data_In[0] } } } { "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/lap/downloads/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data_In\[0\]" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 160 104 272 176 "Data_In" "" } } } } { "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lap/downloads/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576892395034 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1576892395034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUlap.sdc " "Synopsys Design Constraints File file not found: 'CPUlap.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576892395074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576892395074 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576892395075 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576892395075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576892395075 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1576892395140 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1576892395141 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 17 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 17" {  } { { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -40 208 376 -24 "CLK" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1576892395142 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1576892395142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1576892395154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576892395156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576892395156 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1576892395173 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576892395173 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1576892395192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576892395192 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.3V 8 41 0 " "Number of I/O pins in group: 49 (unused VREF, 3.3V VCCIO, 8 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1576892395194 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1576892395194 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576892395194 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 19 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576892395195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 28 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576892395195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576892395195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576892395195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1576892395195 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576892395195 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576892395231 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576892395232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576892395447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576892395659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576892395680 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576892396705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576892396705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576892396748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X14_Y0 X27_Y14 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } { { "loc" "" { Generic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} 14 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576892397077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576892397077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576892397883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576892397887 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576892397887 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576892397889 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1576892397906 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576892397909 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576892398157 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1576892398211 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576892398218 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576892398225 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1576892398240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/output_files/CPUlap.fit.smsg " "Generated suppressed messages file C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/output_files/CPUlap.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576892398369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576892398741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:39:58 2019 " "Processing ended: Sat Dec 21 09:39:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576892398741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576892398741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576892398741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576892398741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576892400552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576892400553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:40:00 2019 " "Processing started: Sat Dec 21 09:40:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576892400553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576892400553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPUlap -c CPUlap " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPUlap -c CPUlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576892400553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576892401259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576892401764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:40:01 2019 " "Processing ended: Sat Dec 21 09:40:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576892401764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576892401764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576892401764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576892401764 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576892402473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576892403733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576892403734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:40:02 2019 " "Processing started: Sat Dec 21 09:40:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576892403734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576892403734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPUlap -c CPUlap " "Command: quartus_sta CPUlap -c CPUlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576892403734 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576892404134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576892404597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUlap.sdc " "Synopsys Design Constraints File file not found: 'CPUlap.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576892404922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576892404926 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576892404931 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576892404931 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576892404941 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576892405011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.418 " "Worst-case setup slack is -12.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.418      -674.011 CLK  " "  -12.418      -674.011 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576892405029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.325 " "Worst-case hold slack is 1.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325         0.000 CLK  " "    1.325         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576892405043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576892405052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576892405060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583      -180.831 CLK  " "   -1.583      -180.831 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576892405067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576892405067 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576892405146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576892405177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576892405177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576892405290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:40:05 2019 " "Processing ended: Sat Dec 21 09:40:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576892405290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576892405290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576892405290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576892405290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576892407034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576892407036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:40:06 2019 " "Processing started: Sat Dec 21 09:40:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576892407036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576892407036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPUlap -c CPUlap " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPUlap -c CPUlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576892407037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPUlap.vo C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/simulation/modelsim/ simulation " "Generated file CPUlap.vo in folder \"C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576892407962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576892408093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:40:08 2019 " "Processing ended: Sat Dec 21 09:40:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576892408093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576892408093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576892408093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576892408093 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 109 s " "Quartus II Full Compilation was successful. 0 errors, 109 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576892408831 ""}
