============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 01 2025  02:10:29 pm
  Module:                 top_manchester
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (8681 ps) Late External Delay Assertion at pin manchester_sig
          Group: CLK
     Startpoint: (R) encoder_inst/manchester_out_reg/CK
          Clock: (R) CLK
       Endpoint: (F) manchester_sig
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    9000                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    8681                  

Exceptions/Constraints:
  output_delay             1000            ou_del 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  encoder_inst/manchester_out_reg/CK -       -     R     (arrival)      2    -     0     0       0    (-,-) 
  encoder_inst/manchester_out_reg/Q  -       CK->Q F     DFFRHQX1       2  1.6    37   319     319    (-,-) 
  manchester_sig                     <<<     -     F     (port)         -    -     -     0     319    (-,-) 
#-----------------------------------------------------------------------------------------------------------

