
---------- Begin Simulation Statistics ----------
final_tick                               2192504491000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728976                       # Number of bytes of host memory used
host_op_rate                                    81814                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2251.68                       # Real time elapsed on the host
host_tick_rate                              973718794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218784                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.192504                       # Number of seconds simulated
sim_ticks                                2192504491000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218784                       # Number of ops (including micro ops) committed
system.cpu.cpi                              21.925045                       # CPI: cycles per instruction
system.cpu.discardedOps                          4080                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1897606110                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.045610                       # IPC: instructions per cycle
system.cpu.numCycles                       2192504491                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640468     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380886     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218784                       # Class of committed instruction
system.cpu.tickCycles                       294898381                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20789855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41843316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21044066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42097799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1522                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657367                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649537                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10649745                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648821                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991324                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2633                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             171                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              153                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     44287002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44287002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44287029                       # number of overall hits
system.cpu.dcache.overall_hits::total        44287029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42093919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42093919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42093963                       # number of overall misses
system.cpu.dcache.overall_misses::total      42093963                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 4247389277998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4247389277998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 4247389277998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4247389277998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.487306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.487306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100902.680931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100902.680931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100902.575460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100902.575460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21043392                       # number of writebacks
system.cpu.dcache.writebacks::total          21043392                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     21041764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21041764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     21041764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21041764                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21052155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21052155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21052199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21052199                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2082162320998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2082162320998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2082166799998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2082166799998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.243713                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.243713                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.243713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.243713                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98904.949208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98904.949208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98904.955249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98904.955249                       # average overall mshr miss latency
system.cpu.dcache.replacements               21044009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     68663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     68663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89990.825688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89990.825688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     65229000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     65229000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88147.297297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88147.297297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42243521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42243521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     42093122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     42093122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 4247319136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4247319136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100902.925091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100902.925091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     21041741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     21041741                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     21051381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     21051381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2082095681000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2082095681000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.249611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98905.420077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98905.420077                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4479000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4479000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101795.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101795.454545                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           34                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           34                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1478998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1478998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.944444                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.944444                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 43499.941176                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 43499.941176                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           34                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           34                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1410998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1410998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.944444                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41499.941176                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41499.941176                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       572000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       572000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 190666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 190666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       566000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 188666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 188666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8183.417160                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65339295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21052201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.103680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8183.417160                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         7230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107433261                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107433261                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45068537                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2085466                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168660                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     53796518                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53796518                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53796518                       # number of overall hits
system.cpu.icache.overall_hits::total        53796518                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1531                       # number of overall misses
system.cpu.icache.overall_misses::total          1531                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    154812000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154812000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    154812000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154812000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53798049                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53798049                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53798049                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53798049                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101118.223383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101118.223383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101118.223383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101118.223383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151750000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151750000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99118.223383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99118.223383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99118.223383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99118.223383                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53796518                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53796518                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1531                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    154812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53798049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53798049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101118.223383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101118.223383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99118.223383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99118.223383                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1221.738345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53798049                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          35139.156760                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1221.738345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.149138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.149138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1474                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.179932                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53799580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53799580                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2192504491000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218784                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  204                       # number of demand (read+write) hits
system.l2.demand_hits::total                      238                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data                 204                       # number of overall hits
system.l2.overall_hits::total                     238                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21051963                       # number of demand (read+write) misses
system.l2.demand_misses::total               21053460                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1497                       # number of overall misses
system.l2.overall_misses::.cpu.data          21051963                       # number of overall misses
system.l2.overall_misses::total              21053460                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2019004345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2019150721000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146376000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2019004345000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2019150721000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21052167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21053698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21052167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21053698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97779.559118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95905.752114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95905.885351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97779.559118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95905.752114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95905.885351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            20789267                       # number of writebacks
system.l2.writebacks::total                  20789267                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21051958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21053452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21051958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21053452                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    116299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1597964885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1598081184000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    116299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1597964885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1598081184000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77844.042838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75905.760642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75905.898187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77844.042838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75905.760642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75905.898187                       # average overall mshr miss latency
system.l2.replacements                       20791365                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21043392                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21043392                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21043392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21043392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    46                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        21051334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            21051334                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2018939820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2018939820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      21051380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21051380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95905.552589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95905.552589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     21051334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       21051334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1597913160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1597913160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75905.553539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75905.553539                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97779.559118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97779.559118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    116299000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    116299000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77844.042838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77844.042838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     64525000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64525000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.799238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.799238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102583.465819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102583.465819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     51725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     51725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.792884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82892.628205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82892.628205                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.628571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.628571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       638000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       638000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.628571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.628571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259946.758045                       # Cycle average of tags in use
system.l2.tags.total_refs                    42097700                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21053522                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999556                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.783670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.828382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     259929.145992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991618                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        86605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       165914                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105248984                       # Number of tag accesses
system.l2.tags.data_accesses                105248984                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5198099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21051957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001820764500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324874                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324874                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63128069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4882683                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21053451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   20789267                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21053451                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 20789267                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              15591168                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              21053451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             20789267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21052849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.804863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.007227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    422.270169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       324873    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324874                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.023602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324829     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324874                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336855216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332628272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    153.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2192504458000                       # Total gap between requests
system.mem_ctrls.avgGap                      52398.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        23904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336831312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     83169168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10902.600244662393                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153628561.940309375525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 37933408.274145238101                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1494                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     21051957                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     20789267                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39646750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 518710298250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 53113146960000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26537.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24639.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2554835.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        23904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336831312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336855216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        23904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        23904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332628272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332628272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1494                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     21051957                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       21053451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     20789267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      20789267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        10903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153628562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        153639465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        10903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        10903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    151711558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       151711558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    151711558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        10903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153628562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       305351022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             21053451                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5198073                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1315537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1316158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1315992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1316214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1315860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1316178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1316204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1316011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1315505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1315405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1315481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1315580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1315891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1315957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1315805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1315673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324845                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            123997738750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          105267255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       518749945000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5889.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24639.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            19469511                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4829231                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1952781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   860.361341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   765.734363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.478387                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        34948      1.79%      1.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        98778      5.06%      6.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        93175      4.77%     11.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        61732      3.16%     14.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        72801      3.73%     18.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        84817      4.34%     22.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       103125      5.28%     28.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        81540      4.18%     32.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1321865     67.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1952781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1347420864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332676672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              614.557858                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              151.733633                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6970860540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3705096450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    75171019560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13569191640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 173074019040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 501836662860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 419322429600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1193649279690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.422730                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1076684082250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  73212360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1042608048750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6972002940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3705707445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    75150620580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13564749420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 173074019040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 501785057910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 419365886400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1193618043735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   544.408483                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1076799361500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  73212360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1042492769500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     20789267                       # Transaction distribution
system.membus.trans_dist::CleanEvict              576                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21051333                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21051333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2118                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     62896767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               62896767                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669483488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669483488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21053473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21053473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21053473                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         62632583000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47712115000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41832659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21051380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21051379                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          787                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           35                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           35                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63148412                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              63151531                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        25408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673528928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673554336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        20791365                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332628272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41845098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41843508    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1590      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41845098                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2192504491000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        63141248000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3064997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42104371995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
