# do g21_lab1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g21_lab1
# 
# Top level modules:
# 	g21_lab1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g21_lab1_vlg_sample_tst
# -- Compiling module g21_lab1_vlg_check_tst
# -- Compiling module g21_lab1_vlg_vec_tst
# 
# Top level modules:
# 	g21_lab1_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.g21_lab1_vlg_vec_tst 
# Loading work.g21_lab1_vlg_vec_tst
# Loading work.g21_lab1
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading work.g21_lab1_vlg_sample_tst
# Loading work.g21_lab1_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port Amod13[0] :: @time = 3000000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port Amod13[1] :: @time = 4500000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port Amod13[2] :: @time = 7500000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port Amod13[3] :: @time = 13500000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port floor[0] :: @time = 21000000.000 ps
#      Expected value = 000
#      Real value = 001
# ERROR! Vector Mismatch for output port floor[1] :: @time = 40500000.000 ps
#      Expected value = 000
#      Real value = 010
# ERROR! Vector Mismatch for output port floor[2] :: @time = 79500000.000 ps
#      Expected value = 000
#      Real value = 100
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : g21_lab1.vt(293)
#    Time: 100 us  Iteration: 0  Instance: /g21_lab1_vlg_vec_tst/tb_out
