;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @-127, 100
	JMP 12, <10
	JMP 721
	SUB @127, -106
	SPL 1, <282
	MOV -7, <-20
	SUB @127, 106
	SUB @0, @2
	SUB @127, -106
	MOV -7, <-20
	SUB @127, 100
	MOV -507, <-220
	JMP 12, <10
	MOV -507, <-220
	SUB 12, @10
	SUB 12, @10
	SPL 0, <-102
	MOV -7, <-20
	SUB -1, <-20
	JMN <-710, 2
	MOV #308, 20
	ADD 270, 60
	SUB @127, 106
	JMN <-710, 2
	SUB @0, @2
	SLT 21, 100
	CMP #72, @206
	SLT 21, 100
	SPL 0, <-102
	SPL 0, <-102
	SUB #300, 90
	SUB 12, @10
	SLT 721, 6
	SUB 12, @10
	SUB 12, @10
	JMP -507, @-220
	ADD 0, @-128
	SUB -1, <-20
	SUB #72, @200
	SUB #72, @200
	JMP @100, 21
	JMP @100, 21
	JMP 0, -10
	JMP 12, <10
	CMP -207, <-120
