#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26cbf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2717490 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x26ca270 .functor NOT 1, L_0x27419f0, C4<0>, C4<0>, C4<0>;
L_0x26e3790 .functor XOR 8, L_0x2741580, L_0x2741740, C4<00000000>, C4<00000000>;
L_0x27188b0 .functor XOR 8, L_0x26e3790, L_0x2741880, C4<00000000>, C4<00000000>;
v0x273f160_0 .net *"_ivl_10", 7 0, L_0x2741880;  1 drivers
v0x273f260_0 .net *"_ivl_12", 7 0, L_0x27188b0;  1 drivers
v0x273f340_0 .net *"_ivl_2", 7 0, L_0x27414e0;  1 drivers
v0x273f400_0 .net *"_ivl_4", 7 0, L_0x2741580;  1 drivers
v0x273f4e0_0 .net *"_ivl_6", 7 0, L_0x2741740;  1 drivers
v0x273f610_0 .net *"_ivl_8", 7 0, L_0x26e3790;  1 drivers
v0x273f6f0_0 .net "areset", 0 0, L_0x26ca680;  1 drivers
v0x273f790_0 .var "clk", 0 0;
v0x273f830_0 .net "predict_history_dut", 6 0, v0x273e4f0_0;  1 drivers
v0x273f980_0 .net "predict_history_ref", 6 0, L_0x2741350;  1 drivers
v0x273fa20_0 .net "predict_pc", 6 0, L_0x27405e0;  1 drivers
v0x273fac0_0 .net "predict_taken_dut", 0 0, v0x273e730_0;  1 drivers
v0x273fb60_0 .net "predict_taken_ref", 0 0, L_0x2741190;  1 drivers
v0x273fc00_0 .net "predict_valid", 0 0, v0x273b8d0_0;  1 drivers
v0x273fca0_0 .var/2u "stats1", 223 0;
v0x273fd40_0 .var/2u "strobe", 0 0;
v0x273fe00_0 .net "tb_match", 0 0, L_0x27419f0;  1 drivers
v0x273ffb0_0 .net "tb_mismatch", 0 0, L_0x26ca270;  1 drivers
v0x2740050_0 .net "train_history", 6 0, L_0x2740b90;  1 drivers
v0x2740110_0 .net "train_mispredicted", 0 0, L_0x2740a30;  1 drivers
v0x27401b0_0 .net "train_pc", 6 0, L_0x2740d20;  1 drivers
v0x2740270_0 .net "train_taken", 0 0, L_0x2740810;  1 drivers
v0x2740310_0 .net "train_valid", 0 0, v0x273c250_0;  1 drivers
v0x27403b0_0 .net "wavedrom_enable", 0 0, v0x273c320_0;  1 drivers
v0x2740450_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x273c3c0_0;  1 drivers
v0x27404f0_0 .net "wavedrom_title", 511 0, v0x273c4a0_0;  1 drivers
L_0x27414e0 .concat [ 7 1 0 0], L_0x2741350, L_0x2741190;
L_0x2741580 .concat [ 7 1 0 0], L_0x2741350, L_0x2741190;
L_0x2741740 .concat [ 7 1 0 0], v0x273e4f0_0, v0x273e730_0;
L_0x2741880 .concat [ 7 1 0 0], L_0x2741350, L_0x2741190;
L_0x27419f0 .cmp/eeq 8, L_0x27414e0, L_0x27188b0;
S_0x26c95f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2717490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2715d80 .param/l "LNT" 0 3 22, C4<01>;
P_0x2715dc0 .param/l "LT" 0 3 22, C4<10>;
P_0x2715e00 .param/l "SNT" 0 3 22, C4<00>;
P_0x2715e40 .param/l "ST" 0 3 22, C4<11>;
P_0x2715e80 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x26cab60 .functor XOR 7, v0x2739a70_0, L_0x27405e0, C4<0000000>, C4<0000000>;
L_0x26f4a20 .functor XOR 7, L_0x2740b90, L_0x2740d20, C4<0000000>, C4<0000000>;
v0x2707350_0 .net *"_ivl_11", 0 0, L_0x27410a0;  1 drivers
L_0x7f5182fb21c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2707620_0 .net *"_ivl_12", 0 0, L_0x7f5182fb21c8;  1 drivers
L_0x7f5182fb2210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26ca2e0_0 .net *"_ivl_16", 6 0, L_0x7f5182fb2210;  1 drivers
v0x26ca520_0 .net *"_ivl_4", 1 0, L_0x2740eb0;  1 drivers
v0x26ca6f0_0 .net *"_ivl_6", 8 0, L_0x2740fb0;  1 drivers
L_0x7f5182fb2180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26cac50_0 .net *"_ivl_9", 1 0, L_0x7f5182fb2180;  1 drivers
v0x2739750_0 .net "areset", 0 0, L_0x26ca680;  alias, 1 drivers
v0x2739810_0 .net "clk", 0 0, v0x273f790_0;  1 drivers
v0x27398d0 .array "pht", 0 127, 1 0;
v0x2739990_0 .net "predict_history", 6 0, L_0x2741350;  alias, 1 drivers
v0x2739a70_0 .var "predict_history_r", 6 0;
v0x2739b50_0 .net "predict_index", 6 0, L_0x26cab60;  1 drivers
v0x2739c30_0 .net "predict_pc", 6 0, L_0x27405e0;  alias, 1 drivers
v0x2739d10_0 .net "predict_taken", 0 0, L_0x2741190;  alias, 1 drivers
v0x2739dd0_0 .net "predict_valid", 0 0, v0x273b8d0_0;  alias, 1 drivers
v0x2739e90_0 .net "train_history", 6 0, L_0x2740b90;  alias, 1 drivers
v0x2739f70_0 .net "train_index", 6 0, L_0x26f4a20;  1 drivers
v0x273a050_0 .net "train_mispredicted", 0 0, L_0x2740a30;  alias, 1 drivers
v0x273a110_0 .net "train_pc", 6 0, L_0x2740d20;  alias, 1 drivers
v0x273a1f0_0 .net "train_taken", 0 0, L_0x2740810;  alias, 1 drivers
v0x273a2b0_0 .net "train_valid", 0 0, v0x273c250_0;  alias, 1 drivers
E_0x26da410 .event posedge, v0x2739750_0, v0x2739810_0;
L_0x2740eb0 .array/port v0x27398d0, L_0x2740fb0;
L_0x2740fb0 .concat [ 7 2 0 0], L_0x26cab60, L_0x7f5182fb2180;
L_0x27410a0 .part L_0x2740eb0, 1, 1;
L_0x2741190 .functor MUXZ 1, L_0x7f5182fb21c8, L_0x27410a0, v0x273b8d0_0, C4<>;
L_0x2741350 .functor MUXZ 7, L_0x7f5182fb2210, v0x2739a70_0, v0x273b8d0_0, C4<>;
S_0x26cf9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x26c95f0;
 .timescale -12 -12;
v0x2706f30_0 .var/i "i", 31 0;
S_0x273a4d0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2717490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x273a680 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x26ca680 .functor BUFZ 1, v0x273b9a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f5182fb20a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x273b160_0 .net *"_ivl_10", 0 0, L_0x7f5182fb20a8;  1 drivers
L_0x7f5182fb20f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x273b240_0 .net *"_ivl_14", 6 0, L_0x7f5182fb20f0;  1 drivers
L_0x7f5182fb2138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x273b320_0 .net *"_ivl_18", 6 0, L_0x7f5182fb2138;  1 drivers
L_0x7f5182fb2018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x273b3e0_0 .net *"_ivl_2", 6 0, L_0x7f5182fb2018;  1 drivers
L_0x7f5182fb2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x273b4c0_0 .net *"_ivl_6", 0 0, L_0x7f5182fb2060;  1 drivers
v0x273b5f0_0 .net "areset", 0 0, L_0x26ca680;  alias, 1 drivers
v0x273b690_0 .net "clk", 0 0, v0x273f790_0;  alias, 1 drivers
v0x273b760_0 .net "predict_pc", 6 0, L_0x27405e0;  alias, 1 drivers
v0x273b830_0 .var "predict_pc_r", 6 0;
v0x273b8d0_0 .var "predict_valid", 0 0;
v0x273b9a0_0 .var "reset", 0 0;
v0x273ba40_0 .net "tb_match", 0 0, L_0x27419f0;  alias, 1 drivers
v0x273bb00_0 .net "train_history", 6 0, L_0x2740b90;  alias, 1 drivers
v0x273bbf0_0 .var "train_history_r", 6 0;
v0x273bcb0_0 .net "train_mispredicted", 0 0, L_0x2740a30;  alias, 1 drivers
v0x273bd80_0 .var "train_mispredicted_r", 0 0;
v0x273be20_0 .net "train_pc", 6 0, L_0x2740d20;  alias, 1 drivers
v0x273c020_0 .var "train_pc_r", 6 0;
v0x273c0e0_0 .net "train_taken", 0 0, L_0x2740810;  alias, 1 drivers
v0x273c1b0_0 .var "train_taken_r", 0 0;
v0x273c250_0 .var "train_valid", 0 0;
v0x273c320_0 .var "wavedrom_enable", 0 0;
v0x273c3c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x273c4a0_0 .var "wavedrom_title", 511 0;
E_0x26d98b0/0 .event negedge, v0x2739810_0;
E_0x26d98b0/1 .event posedge, v0x2739810_0;
E_0x26d98b0 .event/or E_0x26d98b0/0, E_0x26d98b0/1;
L_0x27405e0 .functor MUXZ 7, L_0x7f5182fb2018, v0x273b830_0, v0x273b8d0_0, C4<>;
L_0x2740810 .functor MUXZ 1, L_0x7f5182fb2060, v0x273c1b0_0, v0x273c250_0, C4<>;
L_0x2740a30 .functor MUXZ 1, L_0x7f5182fb20a8, v0x273bd80_0, v0x273c250_0, C4<>;
L_0x2740b90 .functor MUXZ 7, L_0x7f5182fb20f0, v0x273bbf0_0, v0x273c250_0, C4<>;
L_0x2740d20 .functor MUXZ 7, L_0x7f5182fb2138, v0x273c020_0, v0x273c250_0, C4<>;
S_0x273a740 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x273a4d0;
 .timescale -12 -12;
v0x273a9a0_0 .var/2u "arfail", 0 0;
v0x273aa80_0 .var "async", 0 0;
v0x273ab40_0 .var/2u "datafail", 0 0;
v0x273abe0_0 .var/2u "srfail", 0 0;
E_0x26d9660 .event posedge, v0x2739810_0;
E_0x26bc9f0 .event negedge, v0x2739810_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26d9660;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d9660;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26bc9f0;
    %load/vec4 v0x273ba40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x273ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %wait E_0x26d9660;
    %load/vec4 v0x273ba40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x273a9a0_0, 0, 1;
    %wait E_0x26d9660;
    %load/vec4 v0x273ba40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x273abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %load/vec4 v0x273abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x273a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x273aa80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x273ab40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x273aa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x273aca0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x273a4d0;
 .timescale -12 -12;
v0x273aea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x273af80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x273a4d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x273c720 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2717490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x273d170_0 .net "areset", 0 0, L_0x26ca680;  alias, 1 drivers
v0x273d280_0 .net "clk", 0 0, v0x273f790_0;  alias, 1 drivers
v0x273d390_0 .var "global_history", 6 0;
v0x273d430 .array "pht", 0 127, 1 0;
v0x273e4f0_0 .var "predict_history", 6 0;
v0x273e620_0 .net "predict_pc", 6 0, L_0x27405e0;  alias, 1 drivers
v0x273e730_0 .var "predict_taken", 0 0;
v0x273e7f0_0 .net "predict_valid", 0 0, v0x273b8d0_0;  alias, 1 drivers
v0x273e8e0_0 .net "train_history", 6 0, L_0x2740b90;  alias, 1 drivers
v0x273e9a0_0 .net "train_mispredicted", 0 0, L_0x2740a30;  alias, 1 drivers
v0x273ea90_0 .net "train_pc", 6 0, L_0x2740d20;  alias, 1 drivers
v0x273eba0_0 .net "train_taken", 0 0, L_0x2740810;  alias, 1 drivers
v0x273ec90_0 .net "train_valid", 0 0, v0x273c250_0;  alias, 1 drivers
v0x273d430_0 .array/port v0x273d430, 0;
E_0x271f310/0 .event anyedge, v0x2739dd0_0, v0x273d390_0, v0x2739c30_0, v0x273d430_0;
v0x273d430_1 .array/port v0x273d430, 1;
v0x273d430_2 .array/port v0x273d430, 2;
v0x273d430_3 .array/port v0x273d430, 3;
v0x273d430_4 .array/port v0x273d430, 4;
E_0x271f310/1 .event anyedge, v0x273d430_1, v0x273d430_2, v0x273d430_3, v0x273d430_4;
v0x273d430_5 .array/port v0x273d430, 5;
v0x273d430_6 .array/port v0x273d430, 6;
v0x273d430_7 .array/port v0x273d430, 7;
v0x273d430_8 .array/port v0x273d430, 8;
E_0x271f310/2 .event anyedge, v0x273d430_5, v0x273d430_6, v0x273d430_7, v0x273d430_8;
v0x273d430_9 .array/port v0x273d430, 9;
v0x273d430_10 .array/port v0x273d430, 10;
v0x273d430_11 .array/port v0x273d430, 11;
v0x273d430_12 .array/port v0x273d430, 12;
E_0x271f310/3 .event anyedge, v0x273d430_9, v0x273d430_10, v0x273d430_11, v0x273d430_12;
v0x273d430_13 .array/port v0x273d430, 13;
v0x273d430_14 .array/port v0x273d430, 14;
v0x273d430_15 .array/port v0x273d430, 15;
v0x273d430_16 .array/port v0x273d430, 16;
E_0x271f310/4 .event anyedge, v0x273d430_13, v0x273d430_14, v0x273d430_15, v0x273d430_16;
v0x273d430_17 .array/port v0x273d430, 17;
v0x273d430_18 .array/port v0x273d430, 18;
v0x273d430_19 .array/port v0x273d430, 19;
v0x273d430_20 .array/port v0x273d430, 20;
E_0x271f310/5 .event anyedge, v0x273d430_17, v0x273d430_18, v0x273d430_19, v0x273d430_20;
v0x273d430_21 .array/port v0x273d430, 21;
v0x273d430_22 .array/port v0x273d430, 22;
v0x273d430_23 .array/port v0x273d430, 23;
v0x273d430_24 .array/port v0x273d430, 24;
E_0x271f310/6 .event anyedge, v0x273d430_21, v0x273d430_22, v0x273d430_23, v0x273d430_24;
v0x273d430_25 .array/port v0x273d430, 25;
v0x273d430_26 .array/port v0x273d430, 26;
v0x273d430_27 .array/port v0x273d430, 27;
v0x273d430_28 .array/port v0x273d430, 28;
E_0x271f310/7 .event anyedge, v0x273d430_25, v0x273d430_26, v0x273d430_27, v0x273d430_28;
v0x273d430_29 .array/port v0x273d430, 29;
v0x273d430_30 .array/port v0x273d430, 30;
v0x273d430_31 .array/port v0x273d430, 31;
v0x273d430_32 .array/port v0x273d430, 32;
E_0x271f310/8 .event anyedge, v0x273d430_29, v0x273d430_30, v0x273d430_31, v0x273d430_32;
v0x273d430_33 .array/port v0x273d430, 33;
v0x273d430_34 .array/port v0x273d430, 34;
v0x273d430_35 .array/port v0x273d430, 35;
v0x273d430_36 .array/port v0x273d430, 36;
E_0x271f310/9 .event anyedge, v0x273d430_33, v0x273d430_34, v0x273d430_35, v0x273d430_36;
v0x273d430_37 .array/port v0x273d430, 37;
v0x273d430_38 .array/port v0x273d430, 38;
v0x273d430_39 .array/port v0x273d430, 39;
v0x273d430_40 .array/port v0x273d430, 40;
E_0x271f310/10 .event anyedge, v0x273d430_37, v0x273d430_38, v0x273d430_39, v0x273d430_40;
v0x273d430_41 .array/port v0x273d430, 41;
v0x273d430_42 .array/port v0x273d430, 42;
v0x273d430_43 .array/port v0x273d430, 43;
v0x273d430_44 .array/port v0x273d430, 44;
E_0x271f310/11 .event anyedge, v0x273d430_41, v0x273d430_42, v0x273d430_43, v0x273d430_44;
v0x273d430_45 .array/port v0x273d430, 45;
v0x273d430_46 .array/port v0x273d430, 46;
v0x273d430_47 .array/port v0x273d430, 47;
v0x273d430_48 .array/port v0x273d430, 48;
E_0x271f310/12 .event anyedge, v0x273d430_45, v0x273d430_46, v0x273d430_47, v0x273d430_48;
v0x273d430_49 .array/port v0x273d430, 49;
v0x273d430_50 .array/port v0x273d430, 50;
v0x273d430_51 .array/port v0x273d430, 51;
v0x273d430_52 .array/port v0x273d430, 52;
E_0x271f310/13 .event anyedge, v0x273d430_49, v0x273d430_50, v0x273d430_51, v0x273d430_52;
v0x273d430_53 .array/port v0x273d430, 53;
v0x273d430_54 .array/port v0x273d430, 54;
v0x273d430_55 .array/port v0x273d430, 55;
v0x273d430_56 .array/port v0x273d430, 56;
E_0x271f310/14 .event anyedge, v0x273d430_53, v0x273d430_54, v0x273d430_55, v0x273d430_56;
v0x273d430_57 .array/port v0x273d430, 57;
v0x273d430_58 .array/port v0x273d430, 58;
v0x273d430_59 .array/port v0x273d430, 59;
v0x273d430_60 .array/port v0x273d430, 60;
E_0x271f310/15 .event anyedge, v0x273d430_57, v0x273d430_58, v0x273d430_59, v0x273d430_60;
v0x273d430_61 .array/port v0x273d430, 61;
v0x273d430_62 .array/port v0x273d430, 62;
v0x273d430_63 .array/port v0x273d430, 63;
v0x273d430_64 .array/port v0x273d430, 64;
E_0x271f310/16 .event anyedge, v0x273d430_61, v0x273d430_62, v0x273d430_63, v0x273d430_64;
v0x273d430_65 .array/port v0x273d430, 65;
v0x273d430_66 .array/port v0x273d430, 66;
v0x273d430_67 .array/port v0x273d430, 67;
v0x273d430_68 .array/port v0x273d430, 68;
E_0x271f310/17 .event anyedge, v0x273d430_65, v0x273d430_66, v0x273d430_67, v0x273d430_68;
v0x273d430_69 .array/port v0x273d430, 69;
v0x273d430_70 .array/port v0x273d430, 70;
v0x273d430_71 .array/port v0x273d430, 71;
v0x273d430_72 .array/port v0x273d430, 72;
E_0x271f310/18 .event anyedge, v0x273d430_69, v0x273d430_70, v0x273d430_71, v0x273d430_72;
v0x273d430_73 .array/port v0x273d430, 73;
v0x273d430_74 .array/port v0x273d430, 74;
v0x273d430_75 .array/port v0x273d430, 75;
v0x273d430_76 .array/port v0x273d430, 76;
E_0x271f310/19 .event anyedge, v0x273d430_73, v0x273d430_74, v0x273d430_75, v0x273d430_76;
v0x273d430_77 .array/port v0x273d430, 77;
v0x273d430_78 .array/port v0x273d430, 78;
v0x273d430_79 .array/port v0x273d430, 79;
v0x273d430_80 .array/port v0x273d430, 80;
E_0x271f310/20 .event anyedge, v0x273d430_77, v0x273d430_78, v0x273d430_79, v0x273d430_80;
v0x273d430_81 .array/port v0x273d430, 81;
v0x273d430_82 .array/port v0x273d430, 82;
v0x273d430_83 .array/port v0x273d430, 83;
v0x273d430_84 .array/port v0x273d430, 84;
E_0x271f310/21 .event anyedge, v0x273d430_81, v0x273d430_82, v0x273d430_83, v0x273d430_84;
v0x273d430_85 .array/port v0x273d430, 85;
v0x273d430_86 .array/port v0x273d430, 86;
v0x273d430_87 .array/port v0x273d430, 87;
v0x273d430_88 .array/port v0x273d430, 88;
E_0x271f310/22 .event anyedge, v0x273d430_85, v0x273d430_86, v0x273d430_87, v0x273d430_88;
v0x273d430_89 .array/port v0x273d430, 89;
v0x273d430_90 .array/port v0x273d430, 90;
v0x273d430_91 .array/port v0x273d430, 91;
v0x273d430_92 .array/port v0x273d430, 92;
E_0x271f310/23 .event anyedge, v0x273d430_89, v0x273d430_90, v0x273d430_91, v0x273d430_92;
v0x273d430_93 .array/port v0x273d430, 93;
v0x273d430_94 .array/port v0x273d430, 94;
v0x273d430_95 .array/port v0x273d430, 95;
v0x273d430_96 .array/port v0x273d430, 96;
E_0x271f310/24 .event anyedge, v0x273d430_93, v0x273d430_94, v0x273d430_95, v0x273d430_96;
v0x273d430_97 .array/port v0x273d430, 97;
v0x273d430_98 .array/port v0x273d430, 98;
v0x273d430_99 .array/port v0x273d430, 99;
v0x273d430_100 .array/port v0x273d430, 100;
E_0x271f310/25 .event anyedge, v0x273d430_97, v0x273d430_98, v0x273d430_99, v0x273d430_100;
v0x273d430_101 .array/port v0x273d430, 101;
v0x273d430_102 .array/port v0x273d430, 102;
v0x273d430_103 .array/port v0x273d430, 103;
v0x273d430_104 .array/port v0x273d430, 104;
E_0x271f310/26 .event anyedge, v0x273d430_101, v0x273d430_102, v0x273d430_103, v0x273d430_104;
v0x273d430_105 .array/port v0x273d430, 105;
v0x273d430_106 .array/port v0x273d430, 106;
v0x273d430_107 .array/port v0x273d430, 107;
v0x273d430_108 .array/port v0x273d430, 108;
E_0x271f310/27 .event anyedge, v0x273d430_105, v0x273d430_106, v0x273d430_107, v0x273d430_108;
v0x273d430_109 .array/port v0x273d430, 109;
v0x273d430_110 .array/port v0x273d430, 110;
v0x273d430_111 .array/port v0x273d430, 111;
v0x273d430_112 .array/port v0x273d430, 112;
E_0x271f310/28 .event anyedge, v0x273d430_109, v0x273d430_110, v0x273d430_111, v0x273d430_112;
v0x273d430_113 .array/port v0x273d430, 113;
v0x273d430_114 .array/port v0x273d430, 114;
v0x273d430_115 .array/port v0x273d430, 115;
v0x273d430_116 .array/port v0x273d430, 116;
E_0x271f310/29 .event anyedge, v0x273d430_113, v0x273d430_114, v0x273d430_115, v0x273d430_116;
v0x273d430_117 .array/port v0x273d430, 117;
v0x273d430_118 .array/port v0x273d430, 118;
v0x273d430_119 .array/port v0x273d430, 119;
v0x273d430_120 .array/port v0x273d430, 120;
E_0x271f310/30 .event anyedge, v0x273d430_117, v0x273d430_118, v0x273d430_119, v0x273d430_120;
v0x273d430_121 .array/port v0x273d430, 121;
v0x273d430_122 .array/port v0x273d430, 122;
v0x273d430_123 .array/port v0x273d430, 123;
v0x273d430_124 .array/port v0x273d430, 124;
E_0x271f310/31 .event anyedge, v0x273d430_121, v0x273d430_122, v0x273d430_123, v0x273d430_124;
v0x273d430_125 .array/port v0x273d430, 125;
v0x273d430_126 .array/port v0x273d430, 126;
v0x273d430_127 .array/port v0x273d430, 127;
E_0x271f310/32 .event anyedge, v0x273d430_125, v0x273d430_126, v0x273d430_127;
E_0x271f310 .event/or E_0x271f310/0, E_0x271f310/1, E_0x271f310/2, E_0x271f310/3, E_0x271f310/4, E_0x271f310/5, E_0x271f310/6, E_0x271f310/7, E_0x271f310/8, E_0x271f310/9, E_0x271f310/10, E_0x271f310/11, E_0x271f310/12, E_0x271f310/13, E_0x271f310/14, E_0x271f310/15, E_0x271f310/16, E_0x271f310/17, E_0x271f310/18, E_0x271f310/19, E_0x271f310/20, E_0x271f310/21, E_0x271f310/22, E_0x271f310/23, E_0x271f310/24, E_0x271f310/25, E_0x271f310/26, E_0x271f310/27, E_0x271f310/28, E_0x271f310/29, E_0x271f310/30, E_0x271f310/31, E_0x271f310/32;
S_0x273ce70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 40, 4 40 0, S_0x273c720;
 .timescale 0 0;
v0x273d070_0 .var/2s "i", 31 0;
S_0x273ef40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2717490;
 .timescale -12 -12;
E_0x271f600 .event anyedge, v0x273fd40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x273fd40_0;
    %nor/r;
    %assign/vec4 v0x273fd40_0, 0;
    %wait E_0x271f600;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x273a4d0;
T_4 ;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273bd80_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x273c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b8d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x273b830_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x273aa80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x273a740;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x273af80;
    %join;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273b8d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x273b830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b8d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x273c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273bd80_0, 0;
    %wait E_0x26bc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d9660;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d9660;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x273af80;
    %join;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x273b830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273b8d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x273c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273bd80_0, 0;
    %wait E_0x26bc9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273b9a0_0, 0;
    %wait E_0x26d9660;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d9660;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %wait E_0x26d9660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x273c250_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d9660;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x273af80;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d98b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x273c250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273c1b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x273c020_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x273b830_0, 0;
    %assign/vec4 v0x273b8d0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x273bbf0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x273bd80_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26c95f0;
T_5 ;
    %wait E_0x26da410;
    %load/vec4 v0x2739750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x26cf9b0;
    %jmp t_0;
    .scope S_0x26cf9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2706f30_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2706f30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2706f30_0;
    %store/vec4a v0x27398d0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2706f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2706f30_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x26c95f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2739a70_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2739dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x2739a70_0;
    %load/vec4 v0x2739d10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2739a70_0, 0;
T_5.5 ;
    %load/vec4 v0x273a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2739f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27398d0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x273a1f0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2739f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27398d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2739f70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27398d0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2739f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27398d0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x273a1f0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2739f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27398d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2739f70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27398d0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x273a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2739e90_0;
    %load/vec4 v0x273a1f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2739a70_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x273c720;
T_6 ;
    %wait E_0x271f310;
    %load/vec4 v0x273e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x273d390_0;
    %store/vec4 v0x273e4f0_0, 0, 7;
    %load/vec4 v0x273e620_0;
    %load/vec4 v0x273d390_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x273d430, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x273e730_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273e730_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x273e4f0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x273c720;
T_7 ;
    %wait E_0x26da410;
    %load/vec4 v0x273d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x273d390_0, 0;
    %fork t_3, S_0x273ce70;
    %jmp t_2;
    .scope S_0x273ce70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x273d070_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x273d070_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x273d070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273d430, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273d070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x273d070_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x273c720;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x273ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x273eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x273ea90_0;
    %load/vec4 v0x273e8e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x273d430, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x273ea90_0;
    %load/vec4 v0x273e8e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x273d430, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x273ea90_0;
    %load/vec4 v0x273e8e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273d430, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x273ea90_0;
    %load/vec4 v0x273e8e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x273d430, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x273ea90_0;
    %load/vec4 v0x273e8e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x273d430, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x273ea90_0;
    %load/vec4 v0x273e8e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273d430, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x273e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x273e8e0_0;
    %assign/vec4 v0x273d390_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x273d390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x273eba0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x273d390_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2717490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273fd40_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2717490;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x273f790_0;
    %inv;
    %store/vec4 v0x273f790_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2717490;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x273b690_0, v0x273ffb0_0, v0x273f790_0, v0x273f6f0_0, v0x273fc00_0, v0x273fa20_0, v0x2740310_0, v0x2740270_0, v0x2740110_0, v0x2740050_0, v0x27401b0_0, v0x273fb60_0, v0x273fac0_0, v0x273f980_0, v0x273f830_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2717490;
T_11 ;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2717490;
T_12 ;
    %wait E_0x26d98b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273fca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
    %load/vec4 v0x273fe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273fca0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x273fb60_0;
    %load/vec4 v0x273fb60_0;
    %load/vec4 v0x273fac0_0;
    %xor;
    %load/vec4 v0x273fb60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x273f980_0;
    %load/vec4 v0x273f980_0;
    %load/vec4 v0x273f830_0;
    %xor;
    %load/vec4 v0x273f980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x273fca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x273fca0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response11/top_module.sv";
