// Seed: 3571062740
module module_0;
  wire id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 ();
  tri id_1;
  assign id_1 = {1, id_1, id_1 < id_1 - id_1, id_1} !=? id_1;
  module_0 modCall_1 ();
  assign id_1 = 1 == id_1;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    output wire id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12
);
endmodule
module module_3 (
    input wand id_0,
    input supply0 id_1
    , id_20,
    input wor id_2,
    input tri id_3,
    output wor id_4,
    input supply0 id_5,
    output wand id_6,
    output supply0 id_7,
    input wand id_8,
    input tri id_9,
    output wor id_10,
    input tri0 id_11,
    output tri1 id_12,
    input wire id_13,
    output supply0 id_14
    , id_21,
    input tri id_15,
    input wand id_16,
    input supply1 id_17,
    output tri1 id_18
);
  wire id_22;
  module_2 modCall_1 (
      id_9,
      id_16,
      id_1,
      id_2,
      id_9,
      id_7,
      id_0,
      id_11,
      id_17,
      id_10,
      id_4,
      id_8,
      id_9
  );
  assign modCall_1.id_11 = 0;
endmodule
