<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-cavium-octeon › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004-2008 Cavium Networks</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __OCTEON_IRQ_H__</span>
<span class="cp">#define __OCTEON_IRQ_H__</span>

<span class="cp">#define NR_IRQS OCTEON_IRQ_LAST</span>
<span class="cp">#define MIPS_CPU_IRQ_BASE OCTEON_IRQ_SW0</span>

<span class="k">enum</span> <span class="n">octeon_irq</span> <span class="p">{</span>
<span class="cm">/* 1 - 8 represent the 8 MIPS standard interrupt sources */</span>
	<span class="n">OCTEON_IRQ_SW0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_SW1</span><span class="p">,</span>
<span class="cm">/* CIU0, CUI2, CIU4 are 3, 4, 5 */</span>
	<span class="n">OCTEON_IRQ_5</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PERF</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TIMER</span><span class="p">,</span>
<span class="cm">/* sources in CIU_INTX_EN0 */</span>
	<span class="n">OCTEON_IRQ_WORKQ0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_GPIO0</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_WORKQ0</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_WDOG0</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_GPIO0</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_WDOG15</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_WDOG0</span> <span class="o">+</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_MBOX0</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_WDOG0</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_MBOX1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_UART0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_UART1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_UART2</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_INT0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_INT1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_INT2</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_INT3</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_MSI0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_MSI1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_MSI2</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCI_MSI3</span><span class="p">,</span>

	<span class="n">OCTEON_IRQ_TWSI</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TWSI2</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_RML</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TRACE0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_GMX_DRP0</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_TRACE0</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_IPD_DRP</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_GMX_DRP0</span> <span class="o">+</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_KEY_ZERO</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TIMER0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TIMER1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TIMER2</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_TIMER3</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_USB0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_USB1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PCM</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_MPI</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_POWIQ</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_IPDPPTHR</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_MII0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_MII1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_BOOTDMA</span><span class="p">,</span>

	<span class="n">OCTEON_IRQ_NAND</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_MIO</span><span class="p">,</span>		<span class="cm">/* Summary of MIO_BOOT_ERR */</span>
	<span class="n">OCTEON_IRQ_IOB</span><span class="p">,</span>		<span class="cm">/* Summary of IOB_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_FPA</span><span class="p">,</span>		<span class="cm">/* Summary of FPA_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_POW</span><span class="p">,</span>		<span class="cm">/* Summary of POW_ECC_ERR */</span>
	<span class="n">OCTEON_IRQ_L2C</span><span class="p">,</span>		<span class="cm">/* Summary of L2C_INT_STAT */</span>
	<span class="n">OCTEON_IRQ_IPD</span><span class="p">,</span>		<span class="cm">/* Summary of IPD_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_PIP</span><span class="p">,</span>		<span class="cm">/* Summary of PIP_INT_REG */</span>
	<span class="n">OCTEON_IRQ_PKO</span><span class="p">,</span>		<span class="cm">/* Summary of PKO_REG_ERROR */</span>
	<span class="n">OCTEON_IRQ_ZIP</span><span class="p">,</span>		<span class="cm">/* Summary of ZIP_ERROR */</span>
	<span class="n">OCTEON_IRQ_TIM</span><span class="p">,</span>		<span class="cm">/* Summary of TIM_REG_ERROR */</span>
	<span class="n">OCTEON_IRQ_RAD</span><span class="p">,</span>		<span class="cm">/* Summary of RAD_REG_ERROR */</span>
	<span class="n">OCTEON_IRQ_KEY</span><span class="p">,</span>		<span class="cm">/* Summary of KEY_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_DFA</span><span class="p">,</span>		<span class="cm">/* Summary of DFA */</span>
	<span class="n">OCTEON_IRQ_USBCTL</span><span class="p">,</span>	<span class="cm">/* Summary of USBN0_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_SLI</span><span class="p">,</span>		<span class="cm">/* Summary of SLI_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_DPI</span><span class="p">,</span>		<span class="cm">/* Summary of DPI_INT_SUM */</span>
	<span class="n">OCTEON_IRQ_AGX0</span><span class="p">,</span>	<span class="cm">/* Summary of GMX0*+PCS0_INT*_REG */</span>
	<span class="n">OCTEON_IRQ_AGL</span>  <span class="o">=</span> <span class="n">OCTEON_IRQ_AGX0</span> <span class="o">+</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PTP</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PEM0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_PEM1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_SRIO0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_SRIO1</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_LMC0</span><span class="p">,</span>
	<span class="n">OCTEON_IRQ_DFM</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_LMC0</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span>		<span class="cm">/* Summary of DFM */</span>
	<span class="n">OCTEON_IRQ_RST</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PCI_MSI</span>
<span class="cm">/* 152 - 407 represent the MSI interrupts 0-255 */</span>
<span class="cp">#define OCTEON_IRQ_MSI_BIT0	(OCTEON_IRQ_RST + 1)</span>

<span class="cp">#define OCTEON_IRQ_MSI_LAST      (OCTEON_IRQ_MSI_BIT0 + 255)</span>
<span class="cp">#define OCTEON_IRQ_LAST          (OCTEON_IRQ_MSI_LAST + 1)</span>
<span class="cp">#else</span>
<span class="cp">#define OCTEON_IRQ_LAST         (OCTEON_IRQ_RST + 1)</span>
<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
