HelpInfo,C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/48||syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/50||syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/52||syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/54||syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/56||syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/58||syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/60||syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/62||syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/64||syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/66||syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/68||syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/70||syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/72||syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/74||syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/76||syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/78||syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/80||syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/82||syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/84||syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/86||syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/88||syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/90||syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/92||syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/94||syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/96||syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/98||syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/100||syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/102||syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/104||syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/106||syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/108||syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/110||syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/112||syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/114||syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/116||syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/118||syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/120||syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/122||syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/124||syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/126||syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/128||syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/130||syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/132||syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/134||syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/136||syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/138||syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/140||syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/142||syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/144||syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/146||syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/148||syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/150||syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/152||syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/154||syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/156||syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/158||syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/160||syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/162||syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/164||syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/166||syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/168||syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/170||syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/172||syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/174||syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/176||syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/178||syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/180||syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/182||syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/184||syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/186||syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/188||syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/190||syn_comps.v(12856);liberoaction://cross_probe/hdl/file/'<project>\component\syn_comps.v'/linenumber/12856
Implementation;Synthesis||CS138||@W:Macro definition for RAM_BIST_VIEW_BEHAV not found. Cannot undefine.||PROC_SUBSYSTEM.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/231||miv_rv32_hart_merged.v(26989);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/26989
Implementation;Synthesis||CS138||@W:Macro definition for RAM_BIST_VIEW not found. Cannot undefine.||PROC_SUBSYSTEM.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/232||miv_rv32_hart_merged.v(26990);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/26990
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive dc_script_begin. Verify the correct directive name.||PROC_SUBSYSTEM.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/245||miv_rv32_hart_merged.v(29121);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/29121
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive dc_script_end. Verify the correct directive name.||PROC_SUBSYSTEM.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/246||miv_rv32_hart_merged.v(29124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/29124
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/247||miv_rv32_hart_merged.v(33910);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/33910
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/248||miv_rv32_hart_merged.v(34706);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/34706
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/249||miv_rv32_hart_merged.v(35086);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35086
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/250||miv_rv32_hart_merged.v(35316);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35316
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/251||miv_rv32_hart_merged.v(35536);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35536
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/252||miv_rv32_hart_merged.v(35932);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/35932
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/253||miv_rv32_hart_merged.v(36264);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/36264
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/254||miv_rv32_hart_merged.v(36476);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/36476
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/255||miv_rv32_hart_merged.v(36692);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/36692
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/256||miv_rv32_hart_merged.v(37011);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37011
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/257||miv_rv32_hart_merged.v(37227);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37227
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/258||miv_rv32_hart_merged.v(37457);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37457
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/259||miv_rv32_hart_merged.v(37837);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/37837
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/260||miv_rv32_hart_merged.v(38116);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/38116
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/261||miv_rv32_hart_merged.v(38316);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/38316
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/262||miv_rv32_hart_merged.v(38581);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/38581
Implementation;Synthesis||CG104||@W:Unsized number in concatenation is 32 bits||PROC_SUBSYSTEM.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/263||miv_rv32_hart_merged.v(39241);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/39241
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/264||miv_rv32_hart_merged.v(39806);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/39806
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/273||miv_rv32_hart_merged.v(42208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/42208
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.||PROC_SUBSYSTEM.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/274||miv_rv32_hart_merged.v(42549);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/42549
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||PROC_SUBSYSTEM.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/298||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||PROC_SUBSYSTEM.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/307||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||PROC_SUBSYSTEM.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/308||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||PROC_SUBSYSTEM.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/309||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||PROC_SUBSYSTEM.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/390||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/538||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/539||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/540||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/541||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/542||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/543||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/544||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/545||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/546||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/547||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/548||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/549||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/550||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/551||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/552||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/553||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/554||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/555||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/556||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/557||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/558||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/559||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/560||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/561||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/562||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/563||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/564||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/565||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/566||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/567||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/568||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/569||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire UTRSTB, as there is no assignment to it.||PROC_SUBSYSTEM.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/645||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire UTMS, as there is no assignment to it.||PROC_SUBSYSTEM.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/646||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||PROC_SUBSYSTEM.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/647||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||PROC_SUBSYSTEM.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/648||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||PROC_SUBSYSTEM.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/649||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||PROC_SUBSYSTEM.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/650||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||CG360||@W:Removing wire iURSTB_inv, as there is no assignment to it.||PROC_SUBSYSTEM.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/651||corejtagdebug.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/241
Implementation;Synthesis||CL318||@W:*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PROC_SUBSYSTEM.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/653||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CL318||@W:*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||PROC_SUBSYSTEM.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/654||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/674||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/675||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/676||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/677||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PROC_SUBSYSTEM.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/678||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||PROC_SUBSYSTEM.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/702||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||PROC_SUBSYSTEM.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/703||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/706||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/707||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||PROC_SUBSYSTEM.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/721||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/733||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/735||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/736||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/737||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/738||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/739||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/740||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/741||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/742||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/743||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/744||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/762||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/777||miv_rv32_hart_merged.v(18721);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18721
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/779||miv_rv32_hart_merged.v(18721);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18721
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/781||miv_rv32_hart_merged.v(18721);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18721
Implementation;Synthesis||CG133||@W:Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/807||miv_rv32_hart_merged.v(19009);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19009
Implementation;Synthesis||CG133||@W:Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/808||miv_rv32_hart_merged.v(19017);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19017
Implementation;Synthesis||CG133||@W:Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/809||miv_rv32_hart_merged.v(19020);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19020
Implementation;Synthesis||CG133||@W:Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/810||miv_rv32_hart_merged.v(19021);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19021
Implementation;Synthesis||CG133||@W:Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/811||miv_rv32_hart_merged.v(19022);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19022
Implementation;Synthesis||CG133||@W:Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/812||miv_rv32_hart_merged.v(19023);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19023
Implementation;Synthesis||CG133||@W:Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/813||miv_rv32_hart_merged.v(19024);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19024
Implementation;Synthesis||CG133||@W:Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/814||miv_rv32_hart_merged.v(19025);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19025
Implementation;Synthesis||CG133||@W:Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/815||miv_rv32_hart_merged.v(19026);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19026
Implementation;Synthesis||CG133||@W:Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/816||miv_rv32_hart_merged.v(19027);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19027
Implementation;Synthesis||CG1340||@W:Index into variable mul_mp could be out of range ; a simulation mismatch is possible.||PROC_SUBSYSTEM.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/849||miv_rv32_hart_merged.v(10740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10740
Implementation;Synthesis||CG1340||@W:Index into variable mul_mp could be out of range ; a simulation mismatch is possible.||PROC_SUBSYSTEM.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/850||miv_rv32_hart_merged.v(10740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10740
Implementation;Synthesis||CG133||@W:Object fpu_frm_i is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/851||miv_rv32_hart_merged.v(10766);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10766
Implementation;Synthesis||CG133||@W:Object op_i is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/852||miv_rv32_hart_merged.v(10767);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10767
Implementation;Synthesis||CG133||@W:Object status_o.NV is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/853||miv_rv32_pkg.v(843);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/843
Implementation;Synthesis||CG133||@W:Object status_o.DZ is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/854||miv_rv32_pkg.v(844);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/844
Implementation;Synthesis||CG133||@W:Object status_o.OF is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/855||miv_rv32_pkg.v(845);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/845
Implementation;Synthesis||CG133||@W:Object status_o.UF is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/856||miv_rv32_pkg.v(846);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/846
Implementation;Synthesis||CG133||@W:Object status_o.NX is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/857||miv_rv32_pkg.v(847);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v'/linenumber/847
Implementation;Synthesis||CG133||@W:Object fpu_operand_order is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/858||miv_rv32_hart_merged.v(10773);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10773
Implementation;Synthesis||CG133||@W:Object op_mod_i is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/859||miv_rv32_hart_merged.v(10774);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10774
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/893||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/902||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/911||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/920||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/929||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/938||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/947||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/984||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/993||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/996||miv_rv32_hart_merged.v(4193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4193
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/997||miv_rv32_hart_merged.v(4194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4194
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/998||miv_rv32_hart_merged.v(4195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4195
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/999||miv_rv32_hart_merged.v(4196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4196
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1000||miv_rv32_hart_merged.v(4206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4206
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1001||miv_rv32_hart_merged.v(4207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4207
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1002||miv_rv32_hart_merged.v(4208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4208
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1003||miv_rv32_hart_merged.v(4209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4209
Implementation;Synthesis||CG133||@W:Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1004||miv_rv32_hart_merged.v(4213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4213
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1005||miv_rv32_hart_merged.v(4214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4214
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1006||miv_rv32_hart_merged.v(4215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4215
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1007||miv_rv32_hart_merged.v(4216);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4216
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1008||miv_rv32_hart_merged.v(4217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4217
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1009||miv_rv32_hart_merged.v(4221);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4221
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1010||miv_rv32_hart_merged.v(4222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4222
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1011||miv_rv32_hart_merged.v(4223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4223
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1012||miv_rv32_hart_merged.v(4224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4224
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1013||miv_rv32_hart_merged.v(4193);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4193
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1014||miv_rv32_hart_merged.v(4194);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4194
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1015||miv_rv32_hart_merged.v(4195);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4195
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1016||miv_rv32_hart_merged.v(4196);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4196
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1017||miv_rv32_hart_merged.v(4206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4206
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1018||miv_rv32_hart_merged.v(4207);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4207
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1019||miv_rv32_hart_merged.v(4208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4208
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1020||miv_rv32_hart_merged.v(4209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4209
Implementation;Synthesis||CG133||@W:Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1021||miv_rv32_hart_merged.v(4213);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4213
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1022||miv_rv32_hart_merged.v(4214);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4214
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1023||miv_rv32_hart_merged.v(4215);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4215
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1024||miv_rv32_hart_merged.v(4216);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4216
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1025||miv_rv32_hart_merged.v(4217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4217
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1026||miv_rv32_hart_merged.v(4221);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4221
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1027||miv_rv32_hart_merged.v(4222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4222
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1028||miv_rv32_hart_merged.v(4223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4223
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1029||miv_rv32_hart_merged.v(4224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4224
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1036||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG133||@W:Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1039||miv_rv32_hart_merged.v(1935);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/1935
Implementation;Synthesis||CG133||@W:Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1040||miv_rv32_hart_merged.v(2113);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2113
Implementation;Synthesis||CG133||@W:Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1041||miv_rv32_hart_merged.v(2114);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2114
Implementation;Synthesis||CG133||@W:Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1042||miv_rv32_hart_merged.v(2217);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2217
Implementation;Synthesis||CG133||@W:Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1043||miv_rv32_hart_merged.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2222
Implementation;Synthesis||CG133||@W:Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1044||miv_rv32_hart_merged.v(2223);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2223
Implementation;Synthesis||CG133||@W:Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1045||miv_rv32_hart_merged.v(2224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2224
Implementation;Synthesis||CG133||@W:Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1046||miv_rv32_hart_merged.v(2242);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2242
Implementation;Synthesis||CG133||@W:Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1047||miv_rv32_hart_merged.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2243
Implementation;Synthesis||CL168||@W:Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PROC_SUBSYSTEM.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1049||miv_rv32_hart_merged.v(4310);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4310
Implementation;Synthesis||CL134||@N: Found RAM mem_xf, depth=32, width=32||PROC_SUBSYSTEM.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1107||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||CL134||@N: Found RAM mem_xf, depth=32, width=32||PROC_SUBSYSTEM.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1108||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||CL134||@N: Found RAM mem_xf, depth=32, width=32||PROC_SUBSYSTEM.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1109||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||CG133||@W:Object ecc_cerr_int is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1111||miv_rv32_hart_merged.v(6067);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6067
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1112||miv_rv32_hart_merged.v(6071);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6071
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1113||miv_rv32_hart_merged.v(6072);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6072
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1114||miv_rv32_hart_merged.v(6073);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6073
Implementation;Synthesis||CG133||@W:Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1115||miv_rv32_hart_merged.v(6076);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6076
Implementation;Synthesis||CG133||@W:Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1116||miv_rv32_hart_merged.v(6077);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6077
Implementation;Synthesis||CG133||@W:Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1117||miv_rv32_hart_merged.v(6078);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6078
Implementation;Synthesis||CG133||@W:Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1120||miv_rv32_hart_merged.v(7682);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7682
Implementation;Synthesis||CG133||@W:Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1121||miv_rv32_hart_merged.v(7685);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7685
Implementation;Synthesis||CG133||@W:Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1122||miv_rv32_hart_merged.v(7692);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7692
Implementation;Synthesis||CG133||@W:Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1123||miv_rv32_hart_merged.v(7716);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7716
Implementation;Synthesis||CG133||@W:Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1124||miv_rv32_hart_merged.v(7758);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7758
Implementation;Synthesis||CG133||@W:Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1125||miv_rv32_hart_merged.v(7821);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7821
Implementation;Synthesis||CG133||@W:Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1126||miv_rv32_hart_merged.v(7928);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7928
Implementation;Synthesis||CG133||@W:Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1127||miv_rv32_hart_merged.v(8058);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8058
Implementation;Synthesis||CG133||@W:Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1128||miv_rv32_hart_merged.v(8059);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8059
Implementation;Synthesis||CG133||@W:Object csr_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1129||miv_rv32_hart_merged.v(8071);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8071
Implementation;Synthesis||CG133||@W:Object csr_explicit_wr_retr is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1130||miv_rv32_hart_merged.v(8073);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8073
Implementation;Synthesis||CG133||@W:Object bus_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1131||miv_rv32_hart_merged.v(8099);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8099
Implementation;Synthesis||CG133||@W:Object parity_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1132||miv_rv32_hart_merged.v(8100);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8100
Implementation;Synthesis||CG133||@W:Object bus_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1133||miv_rv32_hart_merged.v(8101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8101
Implementation;Synthesis||CG133||@W:Object parity_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1134||miv_rv32_hart_merged.v(8102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8102
Implementation;Synthesis||CL169||@W:Pruning unused register sreset. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1136||miv_rv32_hart_merged.v(10390);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10390
Implementation;Synthesis||CL189||@N: Register bit gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5] is always 0.||PROC_SUBSYSTEM.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1137||miv_rv32_hart_merged.v(9191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9191
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1138||miv_rv32_hart_merged.v(9191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9191
Implementation;Synthesis||CG133||@W:Object ifu_expipe_req_branch_excpt_taken_net is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1176||miv_rv32_hart_merged.v(725);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/725
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1187||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1189||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1200||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1202||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1211||miv_rv32_hart_merged.v(5668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5668
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1222||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||PROC_SUBSYSTEM.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1224||miv_rv32_subsys_merged.v(10042);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10042
Implementation;Synthesis||CG133||@W:Object tcm0_d_os_other is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1264||miv_rv32_subsys_merged.v(2894);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2894
Implementation;Synthesis||CG133||@W:Object tcm1_d_os_other is declared but not assigned. Either assign a value or remove the declaration.||PROC_SUBSYSTEM.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1265||miv_rv32_subsys_merged.v(2895);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2895
Implementation;Synthesis||CL169||@W:Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1379||miv_rv32_subsys_merged.v(15811);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15811
Implementation;Synthesis||CL134||@N: Found RAM fifo_memory, depth=2, width=41||PROC_SUBSYSTEM.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1380||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1381||miv_rv32_subsys_merged.v(15791);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15791
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1382||miv_rv32_subsys_merged.v(15785);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15785
Implementation;Synthesis||CL169||@W:Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1391||miv_rv32_subsys_merged.v(15811);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15811
Implementation;Synthesis||CL134||@N: Found RAM fifo_memory, depth=2, width=34||PROC_SUBSYSTEM.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1392||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1393||miv_rv32_subsys_merged.v(15791);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15791
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1394||miv_rv32_subsys_merged.v(15785);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15785
Implementation;Synthesis||CL265||@W:Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.||PROC_SUBSYSTEM.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1401||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PROC_SUBSYSTEM.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1402||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL190||@W:Optimizing register bit abstractcs_busyerr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1403||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL169||@W:Pruning unused register abstractcs_busyerr. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1404||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL169||@W:Pruning unused register req_complete_reg. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1453||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit hsize_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1454||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit htrans_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1455||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_burst_read to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1456||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hsize_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1457||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL169||@W:Pruning unused register req_burst_read. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1458||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of htrans_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1459||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CG360||@W:Removing wire tcm_tas_udma_ctrl_irq, as there is no assignment to it.||PROC_SUBSYSTEM.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1608||miv_rv32.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C0\MIV_RV32_C0_0\rtl\miv_rv32.v'/linenumber/343
Implementation;Synthesis||CS263||@W:Port-width mismatch for port MSYS_EI. The port definition is 2 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.||PROC_SUBSYSTEM.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1612||MIV_RV32_C0.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.v'/linenumber/366
Implementation;Synthesis||CG360||@W:Removing wire ahb_write, as there is no assignment to it.||PROC_SUBSYSTEM.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1669||CoreAHBLSRAM_AHBLSram.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/201
Implementation;Synthesis||CG360||@W:Removing wire hready_ctrl, as there is no assignment to it.||PROC_SUBSYSTEM.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1670||CoreAHBLSRAM_AHBLSram.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/208
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1672||CoreAHBLSRAM_AHBLSram.v(616);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/616
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1673||CoreAHBLSRAM_AHBLSram.v(599);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/599
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1674||CoreAHBLSRAM_AHBLSram.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1675||CoreAHBLSRAM_AHBLSram.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/489
Implementation;Synthesis||CL169||@W:Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1676||CoreAHBLSRAM_AHBLSram.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/429
Implementation;Synthesis||CL169||@W:Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1677||CoreAHBLSRAM_AHBLSram.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/420
Implementation;Synthesis||CL169||@W:Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1678||CoreAHBLSRAM_AHBLSram.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/407
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1679||CoreAHBLSRAM_AHBLSram.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/397
Implementation;Synthesis||CL169||@W:Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1680||CoreAHBLSRAM_AHBLSram.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/352
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PROC_SUBSYSTEM.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1716||PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v'/linenumber/54
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||PROC_SUBSYSTEM.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1717||PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v'/linenumber/53
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1752||CoreAHBLSRAM_AHBLSram.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/387
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||PROC_SUBSYSTEM.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1753||CoreAHBLSRAM_AHBLSram.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/259
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1759||CoreAHBLSRAM_AHBLSram.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input mtime_count_in is unused.||PROC_SUBSYSTEM.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1778||miv_rv32_subsys_merged.v(13005);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/13005
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1781||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1782||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1783||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL190||@W:Optimizing register bit req_addr_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1784||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL169||@W:Pruning unused register req_addr_cnt[3:0]. Make sure that there are no unused intermediate registers.||PROC_SUBSYSTEM.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1785||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahb_st.||PROC_SUBSYSTEM.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1786||miv_rv32_subsys_merged.v(5938);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5938
Implementation;Synthesis||CL159||@N: Input subsys_parity_en is unused.||PROC_SUBSYSTEM.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1792||miv_rv32_subsys_merged.v(5541);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5541
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||PROC_SUBSYSTEM.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1793||miv_rv32_subsys_merged.v(5550);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5550
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||PROC_SUBSYSTEM.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1794||miv_rv32_subsys_merged.v(5553);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5553
Implementation;Synthesis||CL159||@N: Input cpu_d_req_read is unused.||PROC_SUBSYSTEM.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1795||miv_rv32_subsys_merged.v(5561);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5561
Implementation;Synthesis||CL159||@N: Input cpu_d_req_write is unused.||PROC_SUBSYSTEM.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1796||miv_rv32_subsys_merged.v(5562);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5562
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||PROC_SUBSYSTEM.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1797||miv_rv32_subsys_merged.v(5564);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5564
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||PROC_SUBSYSTEM.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1798||miv_rv32_subsys_merged.v(5568);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5568
Implementation;Synthesis||CL159||@N: Input udma_req_valid is unused.||PROC_SUBSYSTEM.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1799||miv_rv32_subsys_merged.v(5573);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5573
Implementation;Synthesis||CL159||@N: Input udma_req_rd_byte_en is unused.||PROC_SUBSYSTEM.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1800||miv_rv32_subsys_merged.v(5575);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5575
Implementation;Synthesis||CL159||@N: Input udma_req_wr_byte_en is unused.||PROC_SUBSYSTEM.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1801||miv_rv32_subsys_merged.v(5576);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5576
Implementation;Synthesis||CL159||@N: Input udma_req_read is unused.||PROC_SUBSYSTEM.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1802||miv_rv32_subsys_merged.v(5577);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5577
Implementation;Synthesis||CL159||@N: Input udma_req_write is unused.||PROC_SUBSYSTEM.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1803||miv_rv32_subsys_merged.v(5578);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5578
Implementation;Synthesis||CL159||@N: Input udma_req_addr is unused.||PROC_SUBSYSTEM.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1804||miv_rv32_subsys_merged.v(5579);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5579
Implementation;Synthesis||CL159||@N: Input udma_req_addr_p is unused.||PROC_SUBSYSTEM.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1805||miv_rv32_subsys_merged.v(5580);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5580
Implementation;Synthesis||CL159||@N: Input udma_req_len is unused.||PROC_SUBSYSTEM.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1806||miv_rv32_subsys_merged.v(5581);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5581
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data is unused.||PROC_SUBSYSTEM.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1807||miv_rv32_subsys_merged.v(5582);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5582
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data_p is unused.||PROC_SUBSYSTEM.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1808||miv_rv32_subsys_merged.v(5583);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5583
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data_last is unused.||PROC_SUBSYSTEM.srr(1809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1809||miv_rv32_subsys_merged.v(5584);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5584
Implementation;Synthesis||CL159||@N: Input udma_resp_ready is unused.||PROC_SUBSYSTEM.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1810||miv_rv32_subsys_merged.v(5587);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5587
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_apb_byte_shim.apb_st.||PROC_SUBSYSTEM.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1813||miv_rv32_subsys_merged.v(6231);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6231
Implementation;Synthesis||CL159||@N: Input subsys_parity_en is unused.||PROC_SUBSYSTEM.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1822||miv_rv32_subsys_merged.v(6063);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6063
Implementation;Synthesis||CL159||@N: Input cpu_i_req_rd_byte_en is unused.||PROC_SUBSYSTEM.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1823||miv_rv32_subsys_merged.v(6070);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6070
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||PROC_SUBSYSTEM.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1824||miv_rv32_subsys_merged.v(6072);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6072
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||PROC_SUBSYSTEM.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1825||miv_rv32_subsys_merged.v(6074);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6074
Implementation;Synthesis||CL159||@N: Input cpu_d_req_rd_byte_en is unused.||PROC_SUBSYSTEM.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1826||miv_rv32_subsys_merged.v(6080);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6080
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||PROC_SUBSYSTEM.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1827||miv_rv32_subsys_merged.v(6083);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6083
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||PROC_SUBSYSTEM.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1828||miv_rv32_subsys_merged.v(6087);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6087
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register hipri_req_ptr.||PROC_SUBSYSTEM.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1833||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register debug_state.||PROC_SUBSYSTEM.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1843||miv_rv32_subsys_merged.v(14736);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14736
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register command_reg_state.||PROC_SUBSYSTEM.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1852||miv_rv32_subsys_merged.v(14337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14337
Implementation;Synthesis||CL159||@N: Input dmi_resp_ready is unused.||PROC_SUBSYSTEM.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1853||miv_rv32_subsys_merged.v(13800);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/13800
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sba_state.||PROC_SUBSYSTEM.srr(1856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1856||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.||PROC_SUBSYSTEM.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1869||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.||PROC_SUBSYSTEM.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1876||miv_rv32_subsys_merged.v(16013);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16013
Implementation;Synthesis||CL159||@N: Input dtm_req_ready is unused.||PROC_SUBSYSTEM.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1895||miv_rv32_subsys_merged.v(15942);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15942
Implementation;Synthesis||CL159||@N: Input m_timer_irq is unused.||PROC_SUBSYSTEM.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1898||miv_rv32_subsys_merged.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/191
Implementation;Synthesis||CL159||@N: Input tcm0_cpu_access_disable is unused.||PROC_SUBSYSTEM.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1899||miv_rv32_subsys_merged.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/224
Implementation;Synthesis||CL159||@N: Input tcm0_dma_access_disable is unused.||PROC_SUBSYSTEM.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1900||miv_rv32_subsys_merged.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/225
Implementation;Synthesis||CL159||@N: Input tcm0_tas_access_disable is unused.||PROC_SUBSYSTEM.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1901||miv_rv32_subsys_merged.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/226
Implementation;Synthesis||CL159||@N: Input tcm1_cpu_access_disable is unused.||PROC_SUBSYSTEM.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1902||miv_rv32_subsys_merged.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input tcm1_dma_access_disable is unused.||PROC_SUBSYSTEM.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1903||miv_rv32_subsys_merged.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input tcm1_tas_access_disable is unused.||PROC_SUBSYSTEM.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1904||miv_rv32_subsys_merged.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input tcm_tas_paddr is unused.||PROC_SUBSYSTEM.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1905||miv_rv32_subsys_merged.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/230
Implementation;Synthesis||CL159||@N: Input tcm_tas_paddr_p is unused.||PROC_SUBSYSTEM.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1906||miv_rv32_subsys_merged.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/231
Implementation;Synthesis||CL159||@N: Input tcm_tas_pprot is unused.||PROC_SUBSYSTEM.srr(1907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1907||miv_rv32_subsys_merged.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/232
Implementation;Synthesis||CL159||@N: Input tcm_tas_psel is unused.||PROC_SUBSYSTEM.srr(1908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1908||miv_rv32_subsys_merged.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/233
Implementation;Synthesis||CL159||@N: Input tcm_tas_penable is unused.||PROC_SUBSYSTEM.srr(1909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1909||miv_rv32_subsys_merged.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/234
Implementation;Synthesis||CL159||@N: Input tcm_tas_pwrite is unused.||PROC_SUBSYSTEM.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1910||miv_rv32_subsys_merged.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/235
Implementation;Synthesis||CL159||@N: Input tcm_tas_pwdata is unused.||PROC_SUBSYSTEM.srr(1911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1911||miv_rv32_subsys_merged.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/236
Implementation;Synthesis||CL159||@N: Input tcm_tas_pwdata_p is unused.||PROC_SUBSYSTEM.srr(1912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1912||miv_rv32_subsys_merged.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/237
Implementation;Synthesis||CL159||@N: Input tcm0_ram_sb_in is unused.||PROC_SUBSYSTEM.srr(1913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1913||miv_rv32_subsys_merged.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/246
Implementation;Synthesis||CL159||@N: Input tcm1_ram_sb_in is unused.||PROC_SUBSYSTEM.srr(1914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1914||miv_rv32_subsys_merged.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/248
Implementation;Synthesis||CL159||@N: Input axi_aclk_en is unused.||PROC_SUBSYSTEM.srr(1915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1915||miv_rv32_subsys_merged.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/252
Implementation;Synthesis||CL159||@N: Input axi_arready is unused.||PROC_SUBSYSTEM.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1916||miv_rv32_subsys_merged.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/261
Implementation;Synthesis||CL159||@N: Input axi_rresp is unused.||PROC_SUBSYSTEM.srr(1917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1917||miv_rv32_subsys_merged.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/264
Implementation;Synthesis||CL159||@N: Input axi_rdata is unused.||PROC_SUBSYSTEM.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1918||miv_rv32_subsys_merged.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/265
Implementation;Synthesis||CL159||@N: Input axi_rlast is unused.||PROC_SUBSYSTEM.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1919||miv_rv32_subsys_merged.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/266
Implementation;Synthesis||CL159||@N: Input axi_rid is unused.||PROC_SUBSYSTEM.srr(1920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1920||miv_rv32_subsys_merged.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/267
Implementation;Synthesis||CL159||@N: Input axi_rvalid is unused.||PROC_SUBSYSTEM.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1921||miv_rv32_subsys_merged.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/269
Implementation;Synthesis||CL159||@N: Input axi_r_data_p is unused.||PROC_SUBSYSTEM.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1922||miv_rv32_subsys_merged.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/270
Implementation;Synthesis||CL159||@N: Input axi_awready is unused.||PROC_SUBSYSTEM.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1923||miv_rv32_subsys_merged.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/280
Implementation;Synthesis||CL159||@N: Input axi_wready is unused.||PROC_SUBSYSTEM.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1924||miv_rv32_subsys_merged.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/286
Implementation;Synthesis||CL159||@N: Input axi_bresp is unused.||PROC_SUBSYSTEM.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1925||miv_rv32_subsys_merged.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/289
Implementation;Synthesis||CL159||@N: Input axi_bid is unused.||PROC_SUBSYSTEM.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1926||miv_rv32_subsys_merged.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/290
Implementation;Synthesis||CL159||@N: Input axi_bvalid is unused.||PROC_SUBSYSTEM.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1927||miv_rv32_subsys_merged.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/292
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_apb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1930||miv_rv32_subsys_merged.v(2494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2494
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_apb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1931||miv_rv32_subsys_merged.v(2495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2495
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_ahb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1932||miv_rv32_subsys_merged.v(2496);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2496
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_ahb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1933||miv_rv32_subsys_merged.v(2497);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2497
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_subsys_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1934||miv_rv32_subsys_merged.v(2500);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2500
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_subsys_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1935||miv_rv32_subsys_merged.v(2501);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2501
Implementation;Synthesis||CL159||@N: Input cfg_axi_start_addr is unused.||PROC_SUBSYSTEM.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1936||miv_rv32_subsys_merged.v(2492);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2492
Implementation;Synthesis||CL159||@N: Input cfg_axi_end_addr is unused.||PROC_SUBSYSTEM.srr(1937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1937||miv_rv32_subsys_merged.v(2493);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2493
Implementation;Synthesis||CL159||@N: Input cfg_udma_ctrl_start_addr is unused.||PROC_SUBSYSTEM.srr(1938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1938||miv_rv32_subsys_merged.v(2498);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2498
Implementation;Synthesis||CL159||@N: Input cfg_udma_ctrl_end_addr is unused.||PROC_SUBSYSTEM.srr(1939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1939||miv_rv32_subsys_merged.v(2499);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2499
Implementation;Synthesis||CL159||@N: Input cfg_tcm0_start_addr is unused.||PROC_SUBSYSTEM.srr(1940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1940||miv_rv32_subsys_merged.v(2502);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2502
Implementation;Synthesis||CL159||@N: Input cfg_tcm0_end_addr is unused.||PROC_SUBSYSTEM.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1941||miv_rv32_subsys_merged.v(2503);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2503
Implementation;Synthesis||CL159||@N: Input cfg_tcm1_start_addr is unused.||PROC_SUBSYSTEM.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1942||miv_rv32_subsys_merged.v(2504);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2504
Implementation;Synthesis||CL159||@N: Input cfg_tcm1_end_addr is unused.||PROC_SUBSYSTEM.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1943||miv_rv32_subsys_merged.v(2505);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2505
Implementation;Synthesis||CL159||@N: Input apb_trx_os_d_rd is unused.||PROC_SUBSYSTEM.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1944||miv_rv32_subsys_merged.v(2575);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2575
Implementation;Synthesis||CL159||@N: Input apb_trx_os_d_wr is unused.||PROC_SUBSYSTEM.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1945||miv_rv32_subsys_merged.v(2576);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2576
Implementation;Synthesis||CL159||@N: Input tcm0_i_req_ready is unused.||PROC_SUBSYSTEM.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1946||miv_rv32_subsys_merged.v(2580);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2580
Implementation;Synthesis||CL159||@N: Input tcm0_d_req_ready is unused.||PROC_SUBSYSTEM.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1947||miv_rv32_subsys_merged.v(2590);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2590
Implementation;Synthesis||CL159||@N: Input tcm0_trx_os_d_rd is unused.||PROC_SUBSYSTEM.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1948||miv_rv32_subsys_merged.v(2604);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2604
Implementation;Synthesis||CL159||@N: Input tcm0_trx_os_d_wr is unused.||PROC_SUBSYSTEM.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1949||miv_rv32_subsys_merged.v(2605);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2605
Implementation;Synthesis||CL159||@N: Input tcm1_i_req_ready is unused.||PROC_SUBSYSTEM.srr(1950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1950||miv_rv32_subsys_merged.v(2611);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2611
Implementation;Synthesis||CL159||@N: Input tcm1_d_req_ready is unused.||PROC_SUBSYSTEM.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1951||miv_rv32_subsys_merged.v(2621);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2621
Implementation;Synthesis||CL159||@N: Input tcm1_trx_os_d_rd is unused.||PROC_SUBSYSTEM.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1952||miv_rv32_subsys_merged.v(2635);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2635
Implementation;Synthesis||CL159||@N: Input tcm1_trx_os_d_wr is unused.||PROC_SUBSYSTEM.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1953||miv_rv32_subsys_merged.v(2636);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2636
Implementation;Synthesis||CL159||@N: Input axi_i_req_ready is unused.||PROC_SUBSYSTEM.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1954||miv_rv32_subsys_merged.v(2642);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2642
Implementation;Synthesis||CL159||@N: Input axi_i_resp_last is unused.||PROC_SUBSYSTEM.srr(1955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1955||miv_rv32_subsys_merged.v(2647);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2647
Implementation;Synthesis||CL159||@N: Input axi_d_req_ready is unused.||PROC_SUBSYSTEM.srr(1956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1956||miv_rv32_subsys_merged.v(2653);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2653
Implementation;Synthesis||CL159||@N: Input axi_trx_os_d_rd is unused.||PROC_SUBSYSTEM.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1957||miv_rv32_subsys_merged.v(2668);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2668
Implementation;Synthesis||CL159||@N: Input axi_trx_os_d_wr is unused.||PROC_SUBSYSTEM.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1958||miv_rv32_subsys_merged.v(2669);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2669
Implementation;Synthesis||CL159||@N: Input ahb_i_resp_last is unused.||PROC_SUBSYSTEM.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1959||miv_rv32_subsys_merged.v(2678);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2678
Implementation;Synthesis||CL159||@N: Input ahb_trx_os_d_rd is unused.||PROC_SUBSYSTEM.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1960||miv_rv32_subsys_merged.v(2698);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2698
Implementation;Synthesis||CL159||@N: Input ahb_trx_os_d_wr is unused.||PROC_SUBSYSTEM.srr(1961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1961||miv_rv32_subsys_merged.v(2699);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2699
Implementation;Synthesis||CL159||@N: Input udma_ctrl_d_req_ready is unused.||PROC_SUBSYSTEM.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1962||miv_rv32_subsys_merged.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2703
Implementation;Synthesis||CL159||@N: Input udma_trx_os_d_rd is unused.||PROC_SUBSYSTEM.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1963||miv_rv32_subsys_merged.v(2718);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2718
Implementation;Synthesis||CL159||@N: Input udma_trx_os_d_wr is unused.||PROC_SUBSYSTEM.srr(1964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1964||miv_rv32_subsys_merged.v(2719);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2719
Implementation;Synthesis||CL159||@N: Input cpu_i_req_is_ahb_in is unused.||PROC_SUBSYSTEM.srr(1965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1965||miv_rv32_subsys_merged.v(2725);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2725
Implementation;Synthesis||CL159||@N: Input cpu_i_req_is_axi_in is unused.||PROC_SUBSYSTEM.srr(1966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1966||miv_rv32_subsys_merged.v(2726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/2726
Implementation;Synthesis||CL246||@W:Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1969||miv_rv32_subsys_merged.v(4490);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4490
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1970||miv_rv32_subsys_merged.v(4495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4495
Implementation;Synthesis||CL159||@N: Input cpu_regs_req_rd_byte_en is unused.||PROC_SUBSYSTEM.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1971||miv_rv32_subsys_merged.v(4489);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4489
Implementation;Synthesis||CL159||@N: Input cpu_regs_req_addr_p is unused.||PROC_SUBSYSTEM.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1972||miv_rv32_subsys_merged.v(4494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4494
Implementation;Synthesis||CL159||@N: Input cpu_regs_req_wr_data_p is unused.||PROC_SUBSYSTEM.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1973||miv_rv32_subsys_merged.v(4496);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4496
Implementation;Synthesis||CL159||@N: Input cpu_regs_icache_ecc_err_correctable is unused.||PROC_SUBSYSTEM.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1974||miv_rv32_subsys_merged.v(4505);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4505
Implementation;Synthesis||CL159||@N: Input cpu_regs_icache_ecc_err_uncorrectable is unused.||PROC_SUBSYSTEM.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1975||miv_rv32_subsys_merged.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4506
Implementation;Synthesis||CL159||@N: Input cpu_regs_tcm0_ecc_err_correctable is unused.||PROC_SUBSYSTEM.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1976||miv_rv32_subsys_merged.v(4507);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4507
Implementation;Synthesis||CL159||@N: Input cpu_regs_tcm0_ecc_err_uncorrectable is unused.||PROC_SUBSYSTEM.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1977||miv_rv32_subsys_merged.v(4508);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4508
Implementation;Synthesis||CL159||@N: Input cpu_regs_tcm1_ecc_err_correctable is unused.||PROC_SUBSYSTEM.srr(1978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1978||miv_rv32_subsys_merged.v(4509);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4509
Implementation;Synthesis||CL159||@N: Input cpu_regs_tcm1_ecc_err_uncorrectable is unused.||PROC_SUBSYSTEM.srr(1979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1979||miv_rv32_subsys_merged.v(4510);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4510
Implementation;Synthesis||CL159||@N: Input cpu_regs_axi_wr_resp_err is unused.||PROC_SUBSYSTEM.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1980||miv_rv32_subsys_merged.v(4511);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4511
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_data, depth=2, width=7||PROC_SUBSYSTEM.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1985||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_data, depth=2, width=11||PROC_SUBSYSTEM.srr(1990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1990||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_data, depth=2, width=6||PROC_SUBSYSTEM.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1993||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||CL247||@W:Input port bit 5 of waddr0[5:0] is unused||PROC_SUBSYSTEM.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/1998||miv_rv32_hart_merged.v(6360);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6360
Implementation;Synthesis||CL247||@W:Input port bit 1 of excpt_trigger[1:0] is unused||PROC_SUBSYSTEM.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2012||miv_rv32_hart_merged.v(1854);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/1854
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2032||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 21 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2033||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2034||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2035||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2036||miv_rv32_hart_merged.v(6887);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6887
Implementation;Synthesis||CL246||@W:Input port bits 9 to 2 of sys_ext_irq_src[9:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2037||miv_rv32_hart_merged.v(6896);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6896
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2044||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2045||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2046||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2047||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2048||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2049||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2050||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2051||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2052||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2053||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2054||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2055||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2056||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2057||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2058||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2059||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2060||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2061||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2062||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2063||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2064||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2065||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2066||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2067||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2068||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL190||@W:Optimizing register bit mul_div_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2069||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 6 of mul_div_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||PROC_SUBSYSTEM.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2070||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(2077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2077||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2078||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL190||@W:Optimizing register bit gen_req_buff_loop[0].req_buff_resp_fault[0][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2079||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL190||@W:Optimizing register bit gen_req_buff_loop[1].req_buff_resp_fault[1][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2080||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2081||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||PROC_SUBSYSTEM.srr(2082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2082||miv_rv32_hart_merged.v(19324);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19324
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16||PROC_SUBSYSTEM.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2087||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32||PROC_SUBSYSTEM.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2088||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2||PROC_SUBSYSTEM.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2089||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2||PROC_SUBSYSTEM.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2090||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2095||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||PROC_SUBSYSTEM.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2101||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||PROC_SUBSYSTEM.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2110||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||PROC_SUBSYSTEM.srr(2129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2129||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2148||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||PROC_SUBSYSTEM.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2153||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||PROC_SUBSYSTEM.srr(2267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2267||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||PROC_SUBSYSTEM.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2286||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_addr_req[0][31:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2287||miv_rv32_hart_merged.v(18726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18726
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[2].buff_entry_addr_req[2][31:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2288||miv_rv32_hart_merged.v(18726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18726
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[1].buff_entry_addr_req[1][31:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2289||miv_rv32_hart_merged.v(18726);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18726
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.exu_result_reg_int[64:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2290||miv_rv32_hart_merged.v(11493);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11493
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.quotient[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2291||miv_rv32_hart_merged.v(11473);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11473
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_fflags_flags.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2292||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2293||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2294||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2295||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2296||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2297||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2298||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_data_ready because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_gpr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2299||miv_rv32_subsys_merged.v(14495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14495
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_data_ready because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.miv_rv32_debug_du_0.debug_csr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2300||miv_rv32_subsys_merged.v(14495);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/14495
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[1].buff_data[1][5:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2301||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data[0][5:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2302||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[1].buff_data[1][10:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2303||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data[0][10:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2304||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||PROC_SUBSYSTEM.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2305||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[1].buff_data[1][6:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2306||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop[0].buff_data[0][6:0] is being ignored due to limitations in architecture. ||PROC_SUBSYSTEM.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2307||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2317||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2318||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2319||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2320||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2321||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2322||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk3\.shift_active_high\.shift_active_low\.dr_tdo (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2323||miv_rv32_subsys_merged.v(16308);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16308
Implementation;Synthesis||BN362||@N: Removing sequential instance paddr_p (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2324||miv_rv32_subsys_merged.v(6361);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6361
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2325||miv_rv32_subsys_merged.v(6231);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6231
Implementation;Synthesis||BN362||@N: Removing sequential instance hwdata_p[3:0] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2326||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_p_reg (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2327||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN115||@N: Removing instance u_subsys_parity_en_reg (in view: work.miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2328||miv_rv32_subsys_merged.v(4653);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/4653
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_buff_loop\[0\]\.buff_data\[0\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2329||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_buff_loop\[1\]\.buff_data\[1\][5:0] (in view: work.miv_rv32_buffer_7s_2s_1s_1s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2330||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance q2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2331||miv_rv32_hart_merged.v(6376);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6376
Implementation;Synthesis||BN362||@N: Removing sequential instance mem_xf_2[31:0] (in view: work.miv_rv32_gpr_ram_array_32s_6s_32s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2332||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_2s_0_0(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2333||miv_rv32_hart_merged.v(7090);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7090
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_2s_0_0(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2334||miv_rv32_hart_merged.v(7090);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7090
Implementation;Synthesis||BN115||@N: Removing instance u_csr_gpr_state_reg_fflags_flags (in view: work.miv_rv32_csr_privarch_Z6(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2335||miv_rv32_hart_merged.v(2565);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2565
Implementation;Synthesis||BN362||@N: Removing sequential instance ex_retr_pipe_implicit_pseudo_instr_retr (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2336||miv_rv32_hart_merged.v(9775);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9775
Implementation;Synthesis||BN362||@N: Removing sequential instance gpr_rs3_rd_valid_reg (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2337||miv_rv32_hart_merged.v(6097);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6097
Implementation;Synthesis||BN362||@N: Removing sequential instance gpr_rs3_rd_sel_reg[5:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2338||miv_rv32_hart_merged.v(6097);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6097
Implementation;Synthesis||BN115||@N: Removing instance u_csr_gpr_state_reg_frm_frm (in view: work.miv_rv32_csr_privarch_Z6(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2339||miv_rv32_hart_merged.v(2594);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/2594
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_gpr_ex_attbs_rd_ex\.gen_debug_gpr_rd_sel_pipeline\.de_ex_pipe_gpr_rs3_rd_sel_ex[5:0] (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2340||miv_rv32_hart_merged.v(9245);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9245
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2341||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2342||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance HTRANS_d[1] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2343||coreahblsram_ahblsram.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/362
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.hreadyout_d (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2344||coreahblsram_ahblsram.v(544);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/544
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.haddr_incr[3:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2345||coreahblsram_ahblsram.v(643);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/643
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.last_nibble[6:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2346||coreahblsram_ahblsram.v(662);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/662
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.wrap_cond[10:0] (in view: work.PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2347||coreahblsram_ahblsram.v(557);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/557
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb.u_apb_initiator_0.pslverr_reg is reduced to a combinational gate by constant propagation.||PROC_SUBSYSTEM.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2348||miv_rv32_subsys_merged.v(6372);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/6372
Implementation;Synthesis||FP130||@N: Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iUDRCK on CLKINT  I_1 ||PROC_SUBSYSTEM.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2358||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point miv_rv32_expipe_Z7 ||PROC_SUBSYSTEM.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2359||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=3 on compile point MIV_RV32_C0 ||PROC_SUBSYSTEM.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2360||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=308 on top level netlist PROC_SUBSYSTEM ||PROC_SUBSYSTEM.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2361||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z3|N_2_inferred_clock which controls 184 sequential elements including COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||PROC_SUBSYSTEM.srr(2401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2401||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||PROC_SUBSYSTEM.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2403||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2423||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2448||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2455||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) ||PROC_SUBSYSTEM.srr(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2546||miv_rv32_hart_merged.v(10619);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10619
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.miv_rv32_expipe_Z7(verilog) ||PROC_SUBSYSTEM.srr(2547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2547||miv_rv32_hart_merged.v(7494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7494
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32_C0(verilog) ||PROC_SUBSYSTEM.srr(2548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2548||miv_rv32_c0.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.v'/linenumber/79
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.PROC_SUBSYSTEM(verilog) because ||PROC_SUBSYSTEM.srr(2559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2559||proc_subsystem.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2565||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z3(verilog)) has its enable tied to GND.||PROC_SUBSYSTEM.srr(2566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2566||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||BZ173||@N: ROM MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_C0(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(2567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2567||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||MO106||@N: Found ROM MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.MIV_RV32_C0(verilog)) with 10 words by 2 bits.||PROC_SUBSYSTEM.srr(2568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2568||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2569||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2570||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 3 words by 3 bits.||PROC_SUBSYSTEM.srr(2571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2571||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||PROC_SUBSYSTEM.srr(2575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2575||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2590||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2591||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.MIV_RV32_C0(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2598||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.MIV_RV32_C0(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2633||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_exu_0.un152_exu_alu_result (in view: work.MIV_RV32_C0(verilog))||PROC_SUBSYSTEM.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2634||miv_rv32_hart_merged.v(11165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11165
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] ||PROC_SUBSYSTEM.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2640||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] ||PROC_SUBSYSTEM.srr(2641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2641||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) because ||PROC_SUBSYSTEM.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2708||miv_rv32_hart_merged.v(10619);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/10619
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2740||miv_rv32_hart_merged.v(9798);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9798
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2741||miv_rv32_hart_merged.v(9414);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9414
Implementation;Synthesis||MO231||@N: Found counter in view:work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog) instance mul_div_cnt[5:0] ||PROC_SUBSYSTEM.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2742||miv_rv32_hart_merged.v(11446);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11446
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog))||PROC_SUBSYSTEM.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2743||miv_rv32_hart_merged.v(11165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11165
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.instr_accepted_ex_0 (in view: work.PROC_SUBSYSTEM(verilog)) with 121 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2779||miv_rv32_hart_merged.v(8666);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/8666
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 7 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2780||miv_rv32_subsys_merged.v(10059);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10059
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 7 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2781||miv_rv32_subsys_merged.v(10059);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10059
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.gnt[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 45 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2782||miv_rv32_subsys_merged.v(10444);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10444
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 5 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2783||miv_rv32_subsys_merged.v(10009);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10009
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data (in view: work.PROC_SUBSYSTEM(verilog)) with 8 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2784||null;null
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2785||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2786||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2787||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2788||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2789||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2790||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2791||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2792||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2793||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.PROC_SUBSYSTEM(verilog)) with 48 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2803||miv_rv32_subsys_merged.v(5856);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5856
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 14 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2804||miv_rv32_hart_merged.v(19293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19293
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2805||miv_rv32_hart_merged.v(19337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19337
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2806||miv_rv32_hart_merged.v(19337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19337
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode (in view: work.PROC_SUBSYSTEM(verilog)) with 31 loads 2 times to improve timing.||PROC_SUBSYSTEM.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2807||miv_rv32_hart_merged.v(5049);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5049
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2808||miv_rv32_hart_merged.v(19337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19337
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2809||miv_rv32_hart_merged.v(19337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19337
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2810||miv_rv32_hart_merged.v(19337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19337
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2811||miv_rv32_hart_merged.v(19337);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19337
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.miv_rv32_expipe_Z7(verilog) because ||PROC_SUBSYSTEM.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2848||miv_rv32_hart_merged.v(7494);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/7494
Implementation;Synthesis||BZ173||@N: ROM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2854||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||MO106||@N: Found ROM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.lsu_emi_req_read_1[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 10 words by 3 bits.||PROC_SUBSYSTEM.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2855||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.miv_rv32_debug_du_0.miv_rv32_debug_sba_0.sba_state[3:0] (in view: work.PROC_SUBSYSTEM(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2883||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2889||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2890||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2891||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2892||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2893||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2894||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2895||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2896||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2897||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2898||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2899||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2900||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2901||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2902||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2903||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2904||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2905||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2906||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2907||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2908||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2909||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2910||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2911||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2912||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2913||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2914||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2915||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2916||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2917||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2918||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2919||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2920||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2921||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2922||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2923||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2924||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2925||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2926||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2927||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2928||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_trig_pipe_reg_ex_retr\.ex_retr_pipe_trigger_retr[1] (in view: work.miv_rv32_expipe_Z7(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2929||miv_rv32_hart_merged.v(9798);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9798
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2930||miv_rv32_hart_merged.v(9414);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9414
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un152_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1(verilog))||PROC_SUBSYSTEM.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2931||miv_rv32_hart_merged.v(11165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11165
Implementation;Synthesis||FX107||@W:RAM gen_gpr\.u_gpr_array_0.mem_xf_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PROC_SUBSYSTEM.srr(2933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2933||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||FX107||@W:RAM gen_gpr\.u_gpr_array_0.mem_xf[31:0] (in view: work.miv_rv32_gpr_ram_0s_0_0s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PROC_SUBSYSTEM.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2935||miv_rv32_hart_merged.v(6370);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/6370
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z6(verilog))||PROC_SUBSYSTEM.srr(2936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2936||miv_rv32_hart_merged.v(4547);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4547
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z6(verilog))||PROC_SUBSYSTEM.srr(2937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2937||miv_rv32_hart_merged.v(4547);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4547
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2949||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2950||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2954||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_lsu_0.buff_rd_ptr[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 17 loads 1 time to improve timing.||PROC_SUBSYSTEM.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2976||miv_rv32_hart_merged.v(19293);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19293
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2977||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2978||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2979||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2980||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2981||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[10] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2982||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2983||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2984||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance PF_SRAM_AHBL_AXI_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 64 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2985||coreahblsram_ahblsram.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/471
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.hwrite_iv (in view: work.PROC_SUBSYSTEM(verilog)) with 48 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2986||miv_rv32_subsys_merged.v(5856);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5856
Implementation;Synthesis||FX271||@N: Replicating instance stage_state_retr (in view: work.miv_rv32_expipe_Z7(verilog)) with 54 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2987||miv_rv32_hart_merged.v(9756);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9756
Implementation;Synthesis||FX271||@N: Replicating instance u_csr_privarch_0.debug_mode_enter (in view: work.miv_rv32_expipe_Z7(verilog)) with 51 loads 2 times to improve timing.||PROC_SUBSYSTEM.srr(2988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/2988||miv_rv32_hart_merged.v(5032);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5032
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1 (in view: work.PROC_SUBSYSTEM(verilog)) with 40 loads 3 times to improve timing.||PROC_SUBSYSTEM.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3004||miv_rv32_hart_merged.v(12126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/12126
Implementation;Synthesis||FX271||@N: Replicating instance u_csr_privarch_0.debug_enter_retr_i (in view: work.miv_rv32_expipe_Z7(verilog)) with 2 loads 1 time(s) to improve timing.||PROC_SUBSYSTEM.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3005||miv_rv32_hart_merged.v(9986);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/9986
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32_C0(verilog) because ||PROC_SUBSYSTEM.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3035||miv_rv32_c0.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.v'/linenumber/79
Implementation;Synthesis||BZ173||@N: ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3041||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||MO106||@N: Found ROM lsu_emi_req_fence_1[2:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 3 bits.||PROC_SUBSYSTEM.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3042||miv_rv32_hart_merged.v(19089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/19089
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3043||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) mapped in logic.||PROC_SUBSYSTEM.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3044||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[2:0] (in view: work.PROC_SUBSYSTEM(verilog)) with 3 words by 3 bits.||PROC_SUBSYSTEM.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3045||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[31] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3054||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[30] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3055||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[29] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3056||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[28] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3057||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[27] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3058||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[26] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3059||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[23] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3060||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[22] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3061||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[21] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3062||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[20] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3063||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[19] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3064||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[18] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3065||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[17] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3066||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3067||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3068||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3069||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3070||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3071||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3072||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3073||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3074||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3075||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3076||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3077||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3078||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[25] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3079||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[24] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3080||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3081||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3082||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset.state_val[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3083||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||FX107||@W:RAM u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||PROC_SUBSYSTEM.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3084||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0] (in view: work.miv_rv32_ipcore_Z10(verilog)).||PROC_SUBSYSTEM.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3085||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance u_subsys_interconnect_0.u_subsys_regs.u_req_buffer.gen_buff_loop\[0\]\.buff_data[5:0]||PROC_SUBSYSTEM.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3086||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[2:0] is 2 words by 3 bits.||PROC_SUBSYSTEM.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3087||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0].||PROC_SUBSYSTEM.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3088||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1].||PROC_SUBSYSTEM.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3089||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2].||PROC_SUBSYSTEM.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3090||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0].||PROC_SUBSYSTEM.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3091||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1].||PROC_SUBSYSTEM.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3092||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2].||PROC_SUBSYSTEM.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3093||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data[6:0] is 2 words by 7 bits.||PROC_SUBSYSTEM.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3094||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[0].||PROC_SUBSYSTEM.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3095||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[1].||PROC_SUBSYSTEM.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3096||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[2].||PROC_SUBSYSTEM.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3097||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[3].||PROC_SUBSYSTEM.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3098||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[4].||PROC_SUBSYSTEM.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3099||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[5].||PROC_SUBSYSTEM.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3100||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram0_[6].||PROC_SUBSYSTEM.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3101||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[0].||PROC_SUBSYSTEM.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3102||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[1].||PROC_SUBSYSTEM.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3103||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[2].||PROC_SUBSYSTEM.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3104||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[3].||PROC_SUBSYSTEM.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3105||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[4].||PROC_SUBSYSTEM.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3106||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[5].||PROC_SUBSYSTEM.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3107||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data_ram1_[6].||PROC_SUBSYSTEM.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3108||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory[33:0] is 2 words by 34 bits.||PROC_SUBSYSTEM.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3109||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory[40:0] is 2 words by 41 bits.||PROC_SUBSYSTEM.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3110||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][5] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3111||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][5] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3112||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][0] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3113||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_data\[0\][1] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3114||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][0] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3115||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][1] (in view: work.miv_rv32_ipcore_Z10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3116||miv_rv32_subsys_merged.v(10047);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10047
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[0] (in view: work.miv_rv32_ipcore_Z10(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3117||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN362||@N: Removing sequential instance u_subsys_interconnect_0.u_subsys_regs.u_miv_rv32_ver_reg.gen_bit_reset\.state_val[16] (in view: work.miv_rv32_ipcore_Z10(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3118||miv_rv32_hart_merged.v(5705);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/5705
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3119||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3120||miv_rv32_subsys_merged.v(15839);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15839
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] is 4 words by 1 bits.||PROC_SUBSYSTEM.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3121||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[0] is 4 words by 1 bits.||PROC_SUBSYSTEM.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3122||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] is 4 words by 32 bits.||PROC_SUBSYSTEM.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3123||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||MF135||@N: RAM MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] is 4 words by 16 bits.||PROC_SUBSYSTEM.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3124||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s_0s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3125||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3126||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3127||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3128||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3129||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3130||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3131||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3132||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3133||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3134||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3135||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3136||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3137||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3138||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3139||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3140||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3141||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3142||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3143||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3144||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3145||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3146||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3147||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3148||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3149||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3150||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3151||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3152||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3153||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3154||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3155||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3156||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3157||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3158||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[11] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3159||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[12] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3160||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[13] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3161||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[14] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3162||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[15] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3163||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[3] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3164||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[4] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3165||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[5] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3166||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[6] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3167||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[7] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3168||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[8] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3169||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[9] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3170||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[10] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3171||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3172||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3173||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[1] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3174||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[2] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3175||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C0_0.MIV_RV32_C0_0.u_ipcore_0.u_hart_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||PROC_SUBSYSTEM.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3176||miv_rv32_hart_merged.v(18735);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/18735
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z7(verilog))||PROC_SUBSYSTEM.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3177||miv_rv32_hart_merged.v(4547);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4547
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z7(verilog))||PROC_SUBSYSTEM.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3178||miv_rv32_hart_merged.v(4547);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/4547
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') u_exu_0.un152_exu_alu_result (in view: work.miv_rv32_expipe_Z7(verilog))||PROC_SUBSYSTEM.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3179||miv_rv32_hart_merged.v(11165);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v'/linenumber/11165
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_debug_dtm_jtag_1s(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3204||miv_rv32_subsys_merged.v(16135);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16135
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_debug_sba(verilog)); safe FSM implementation is not required.||PROC_SUBSYSTEM.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3219||miv_rv32_subsys_merged.v(15192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15192
Implementation;Synthesis||MO231||@N: Found counter in view:work.miv_rv32_debug_sba(verilog) instance counter[7:0] ||PROC_SUBSYSTEM.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3220||miv_rv32_subsys_merged.v(15548);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/15548
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[16] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3239||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[17] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3240||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[18] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3241||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[19] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3242||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[20] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3243||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[21] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3244||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[22] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3245||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[23] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3246||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[24] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3247||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[25] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3248||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[26] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3249||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[27] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3250||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[28] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3251||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[29] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3252||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[30] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3253||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||BN362||@N: Removing sequential instance haddr_reg[31] (in view: work.miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3254||miv_rv32_subsys_merged.v(5760);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/5760
Implementation;Synthesis||MO231||@N: Found counter in view:work.miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] ||PROC_SUBSYSTEM.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3260||miv_rv32_subsys_merged.v(13076);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/13076
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_apb\.u_apb_initiator_0.u_apb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3272||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_ahb\.u_subsys_ahb_0.u_ahb_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3273||miv_rv32_subsys_merged.v(10391);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/10391
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[0] (in view: work.MIV_RV32_C0(verilog)) because it does not drive other instances.||PROC_SUBSYSTEM.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3286||miv_rv32_subsys_merged.v(16013);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16013
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32_C0_0.u_ipcore_0.gen_subsys_debug\.u_subsys_debug_unit_0.MIV_subsys_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR_8[31] (in view: work.MIV_RV32_C0(verilog)) with 2 loads 1 time(s) to improve timing.||PROC_SUBSYSTEM.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3299||miv_rv32_subsys_merged.v(16366);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v'/linenumber/16366
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||PROC_SUBSYSTEM.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3378||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||PROC_SUBSYSTEM.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3379||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_0 with period 20.00ns ||PROC_SUBSYSTEM.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3390||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||PROC_SUBSYSTEM.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3391||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 12.50ns ||PROC_SUBSYSTEM.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3392||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z3|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.N_2.||PROC_SUBSYSTEM.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\PROC_SUBSYSTEM.srr'/linenumber/3393||null;null
Implementation;Place and Route;RootName:PROC_SUBSYSTEM
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 8 Info(s)||PROC_SUBSYSTEM_layout_log.log;liberoaction://open_report/file/PROC_SUBSYSTEM_layout_log.log||(null);(null)
