# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_Ripple_Carry_Adder_func_synth.vhd" \
"../../../../../Intento_1.srcs/sources_1/new/Full_adder.vhd" \
"../../../../../Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd" \
"../../../../../Intento_1.srcs/sim_1/new/tb_Ripple_Carry_Adder.vhd" \

# Do not sort compile order
nosort
