{"filename": "verilator-5.030-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.030-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5380720", "isize": "32932405", "md5sum": "dfa81679fd7522429eda4c1ef05dcca4", "sha256sum": "27778a2eb0012388be61d414ce6aa07b710fe59854393e646fba46f45498f4e4", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmdDteUACgkQdxk/FSvb5qaXhBAAj/VlAMg9Q0/OLxbggsCcE+HIbMc2knz2rFE81vDCfzlgb1PMUhaclMYIwNFBWyHQybBgQ8tSAh8goLKlmWPo8wtNol0gyn//Y5HT520u5exgDjEqTR9ZCPzBonRettjqJlDyVvaY0LPRhwIzV7wEEO+uU5D+5MESdzygm9YuoH77j7NXtaPE+uVIhMP8B+0i451D0fSuPZAOiGtNx61MW5nHF67rVRYetqw0Z+heEdOshXWySGfnce92tgrhYIqQaPXgQmisAU16SP0KHAqJ4q+BJazPIXLkzNnMbO42iBLdOAUGLXsEiXmmhtsJaKrT5t4H3RNCEyvJaBUWq5q1RxyAvPqMkvzrfmA2zOGOBJLvMgdgi0SnYUOCnZ/y3QEhbvztJ9E7MJqcKTDHA+8URyMds9CQUBbyRMO0GUg3inG/pX+eAvubJ/Ghoa2hh1lkbx+HsFmlnjh8ee5CMUMvq1p54jEswNPx+M7uELZsj4W84JsG+m2ifp2p8jeKPn2HxLbznxgvlS1FXdDGok0K6jyS7d2EhsfAinFVmiBkQeryzS3R5+t9fYKdt0oNo5Dj+vrNhger0XKCLXKfWJ7WMMMbZyjs/RNr/FWB9lP1xUE2/fA06VJIxjqcYMRgbN6mQQnKlnoU0OiE+Eim108LIVNwOpRlxQq4g6Imtp8M0Ws=", "url": "https://www.veripool.org/verilator/", "license": "LGPL", "arch": "aarch64", "builddate": "1732490416", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc"]}