/*
 * Copyright (C) 2010 The Android Open Source Project
 * All rights reserved.
 *
 * Copyright (C) 2012, Texas Instruments, Inc.
 * Texas Instruments, <www.ti.com>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef _ROM_ROM_H_
#define _ROM_ROM_H_

extern u32 public_rom_base;

/* public api */
#define PUBLIC_API_BASE_4430		(0x28400)
#define PUBLIC_API_BASE_4460		(0x30400)
#define PUBLIC_API_BASE_5430		(0x38400)

#define PUBLIC_GET_DRIVER_MEM_OFFSET (0x04)
#define PUBLIC_GET_DRIVER_PER_OFFSET (0x08)
#define PUBLIC_GET_DEVICE_MEM_OFFSET (0x80)
#define PUBLIC_GET_DEVICE_PER_OFFSET (0x84)

#define PUBLIC_IRQ_INITIALIZE				(0x40)

#define PUBLIC_HAL_WDTIMER_ENABLE_OFFSET		(0x50)
#define PUBLIC_HAL_WDTIMER_DISABLE_OFFSET		(0x54)
#define PUBLIC_HAL_WDTIMER_RESET_OFFSET			(0x58)
#define PUBLIC_HAL_WDTIMER_SET_TIMEOUT_OFFSET		(0x5C)

#define PUBLIC_HAL_I2C_DRIVER_INIT_OFFSET		(0x60)
#define PUBLIC_HAL_I2C_DRIVER_WRITE_OFFSET		(0x64)
#define PUBLIC_HAL_I2C_DRIVER_READ_OFFSET		(0x68)
#define PUBLIC_HAL_I2C_DRIVER_CLOSE_OFFSET		(0x6C)

#define PUBLIC_HAL_CM_ENABLEMODULECLOCKS_OFFSET		(0xA0)
#define PUBLIC_HAL_CM_DISABLEMODULECLOCKS_OFFSET	(0xA4)
#define PUBLIC_HAL_CTRL_CONFIGUREPADS_OFFSET		(0xA8)

#define DEVICE_NULL	0x40
#define DEVICE_UART1	0x41
#define DEVICE_UART2	0x42
#define DEVICE_UART3	0x43
#define DEVICE_UART4	0x44
#define DEVICE_USB	0x45
#define DEVICE_USBEXT	0x46

#define DEVICE_TYPE_NULL	0x00
#define DEVICE_TYPE_XIP		0x01
#define DEVICE_TYPE_XIP_WAIT	0x02
#define DEVICE_TYPE_NAND	0x03
#define DEVICE_TYPE_ONENAND	0x04
#define DEVICE_SDCARD		0x05
#if defined CONFIG_IS_OMAP4
#define DEVICE_EMMC		0x06
#define DEVICE_EMMC_MUX5	0x07
#elif defined CONFIG_IS_OMAP5
#define DEVICE_EMMC_BOOT	0x06
#define DEVICE_EMMC		0x07
#define DEVICE_SATA		0x09
#endif

#define XFER_MODE_CPU 0
#define XFER_MODE_DMA 1

#define STATUS_OKAY		0
#define STATUS_FAILED		1
#define STATUS_TIMEOUT		2
#define STATUS_BAD_PARAM	3
#define STATUS_WAITING		4
#define STATUS_NO_MEMORY	5
#define STATUS_INVALID_PTR	6

typedef enum {
	HAL_MODULE_NULL = (0x00),
	HAL_MODULE_MMC,
	HAL_MODULE_UART,
	HAL_MODULE_USB,
	HAL_MODULE_I2C,
	HAL_MODULE_DMTIMER1MS,
	HAL_MODULE_WDTIMER,
	HAL_MODULE_ELM,
	HAL_MODULE_GPMC,
	HAL_MODULE_EMIF

} hal_module;

/* Memory ROM interface */
struct read_desc {
	u32 sector_start;
	u32 sector_count;
	void *destination;
};

struct mem_device {
	u32 initialized;
	u8 device_type;
	u8 trials_count;
	u32 xip_device;
	u16 search_size;
	u32 base_address;
	u16 hs_toc_mask;
	u16 gp_toc_mask;
	void *device_data;
	u16 *boot_options;
};

struct mem_driver {
	int (*init)(struct mem_device *md);
	int (*read)(struct mem_device *md, struct read_desc *rd);
	int (*configure)(struct mem_device *md, void *config);
};

/* MMC */
struct mmc_config {
	u32 configid;
	u32 value;
};

struct mmc {
	struct mem_device dread;
	struct mem_driver *io;
};

/* mmc device data */
#define MMCSD_TYPE_MMC			(1)
#define MMCSD_TYPE_SD			(2)
#define MMCSD_MODE_RAW			(1)
#define MMCSD_MODE_FAT			(2)
#define MMCSD_ADDRESSING_BYTE		(1)
#define MMCSD_ADDRESSING_SECTOR		(2)

struct mmc_devicedata {
	u32 moduleid;
	u32 type;      /* memory type (MMC/SD)  */
	u32 mode;      /* opmode (BOOT/RAW/FAT) */
	u32 copy;
	u32 version;
	u32 addressing; /* sector or byte addressed */
	u32 buswidth;
	u32 size;
}; /* did not include the remaining fields */

/* Peripheral ROM interface */
struct per_handle {
	void *config_object;
	void (*callback)(struct per_handle *rh);
	void *data;
	u32 length;
	u16 *options;
#if defined(CONFIG_IS_OMAP4)
	u32 xfer_mode;
#endif
	u32 device_type;
	volatile u32 status;
	u16 hs_toc_mask;
	u16 gp_toc_mask;
	u32 *device_data;
};

struct per_driver {
	int (*init)(struct per_handle *rh);
	int (*read)(struct per_handle *rh);
	int (*write)(struct per_handle *rh);
	int (*close)(struct per_handle *rh);
	int (*config)(struct per_handle *rh, void *x);
};

#define USB_SETCONFIGDESC_ATTRIBUTES      (0)
#define USB_SETCONFIGDESC_MAXPOWER        (1)
#define USB_SETSUSPEND_CALLBACK           (2)
struct per_usb_config {
	u32 configid;
	u32 value;
};

#define API(n) ((void *) (*((u32 *) (n))))
/* ROM API End */

struct usb {
	struct per_handle dread;
	struct per_handle dwrite;
	struct per_driver *io;
};

#if defined(CONFIG_IS_OMAP5)

#define HAL_USB_TRB_HWO_HW_OWNED		(1)
#define HAL_USB_TRB_CHN_NO_CHAIN		(0)
#define HAL_USB_TRB_LST_LAST			(1)
#define HAL_USB_TRB_CSP_NO_CONT_SHORT_PACKET	(0)
#define HAL_USB_TRB_TRBCTL_TYPE_NORMAL		(1)

struct usb_trb {
	u32 ptrlo;       /* buffer ptr low */
	u32 ptrhi;       /* buffer ptr high */
	u32 bufsiz:24;   /* buffer size */
	u32 pcm1:2;      /* packet count */
	u32 rsvd1:2;     /* reserved */
	u32 trbsts:4;    /* trb status */
	u32 hwo:1;       /* hardware owned */
	u32 lst:1;       /* last trb */
	u32 chn:1;       /* chained */
	u32 csp:1;       /* continue on short pkt */
	u32 trbctl:6;    /* trb control */
	u32 ispimi:1;    /* interrupt on short pkt */
	u32 ioc:1;       /* interrupt on completion */
	u32 rsvd3:2;     /* reserved */
	u32 streamid:16; /* streamid */
	u32 rsvd2:2;     /* reserved */
} __attribute__ ((packed));

struct usb_ioconf {
	u32 mode;                  /* Data transfer mode (deprecated) */
	u32 conf_timeout;          /* Redefines the USB timeout       */
	struct usb_trb *trb_pool;  /* User defined Trb pool           */
};
#endif

int usb_open(struct usb *usb);
void usb_init(struct usb *usb);
void usb_close(struct usb *usb);

void usb_queue_read(struct usb *usb, void *data, unsigned len);
int usb_wait_read(struct usb *usb);

void usb_queue_write(struct usb *usb, void *data, unsigned len);
int usb_wait_write(struct usb *usb);

int usb_read(struct usb *usb, void *data, unsigned len);
int usb_write(struct usb *usb, void *data, unsigned len);

/* I2C */
typedef enum {
	HAL_I2C1 = (0x00),
	HAL_I2C2,
	HAL_I2C3,
	HAL_I2C4
} hal_i2c;

int i2c_init(hal_i2c i2c_id);

int i2c_write(hal_i2c i2c_id, u16 slave, u32 count, void *data, u32 start_time,
								u32 timeout);

int i2c_read(hal_i2c i2c_id, u16 slave, u32 count, void *data, u32 start_time,
								u32 timeout);

int i2c_close(hal_i2c i2c_id);

/* WDTIMER */
int watchdog_enable(void);
int watchdog_disable(void);
int watchdog_reset(void);
int watchdog_set_timeout(u32 timeout);

/* rom api prototypes ------------------------------------------------ begin */

/* PUBLIC_GET_DRIVER_MEM */
typedef int (** const sys_getdrivermem_pt)(struct mem_driver **, u32);
#define rom_get_mem_driver(a, b) \
	(*(sys_getdrivermem_pt) \
	(public_rom_base + PUBLIC_GET_DRIVER_MEM_OFFSET))(a, b);

/* PUBLIC_GET_DRIVER_PER */
typedef int (** const sys_getdriverper_pt)(struct per_driver **, u32);
#define rom_get_per_driver(a, b) \
	(*(sys_getdriverper_pt) \
	(public_rom_base + PUBLIC_GET_DRIVER_PER_OFFSET))(a, b);

/* PUBLIC_GET_DEVICE_MEM */
typedef int (** const sys_getdevicedescmem_pt)(struct per_handle **);
#define rom_get_mem_device(a) \
	(*(sys_getdevicedescmem_pt) \
	(public_rom_base + PUBLIC_GET_DEVICE_MEM_OFFSET))(a);

/* PUBLIC_GET_DEVICE_PER */
typedef int (** const sys_getdevicedescper_pt)(struct per_handle **);
#define rom_get_per_device(a) \
	(*(sys_getdevicedescper_pt) \
	(public_rom_base + PUBLIC_GET_DEVICE_PER_OFFSET))(a);

/* PUBLIC_HAL_CTRL_CONFIGUREPADS */
typedef int (** const hal_ctrl_configurepads_pt)(hal_module, u32);
#define rom_hal_ctrl_configurepads(a, b) \
	(*(hal_ctrl_configurepads_pt)\
	(public_rom_base + PUBLIC_HAL_CTRL_CONFIGUREPADS_OFFSET))(a, b);

/* PUBLIC_HAL_CM_ENABLEMODULECLOCKS */
typedef int (** const hal_cm_enablemoduleclocks_pt)(hal_module, u32);
#define rom_hal_cm_enablemoduleclocks(a, b) \
	(*(hal_cm_enablemoduleclocks_pt) \
	(public_rom_base + PUBLIC_HAL_CM_ENABLEMODULECLOCKS_OFFSET))(a, b);

/* PUBLIC_HAL_CM_DISABLEMODULECLOCKS */
typedef int (** const hal_cm_disablemoduleclocks_pt)(hal_module, u32);
#define rom_hal_cm_disablemoduleclocks(a, b) \
	(*(hal_cm_disablemoduleclocks_pt) \
	(public_rom_base + PUBLIC_HAL_CM_DISABLEMODULECLOCKS_OFFSET))(a, b);

/* PUBLIC_IRQ_INITIALIZE */
typedef int (** const irq_initialize_pt)(void);
#define rom_irq_initialize() \
	(*(irq_initialize_pt) \
	(public_rom_base + PUBLIC_IRQ_INITIALIZE))();

/* PUBLIC_HAL_I2C_DRIVER_INITIALIZE */
typedef int (** const hal_i2c_initialize_pt)(hal_i2c);
#define rom_hal_i2c_initialize(a) \
	(*(hal_i2c_initialize_pt) \
	(public_rom_base + PUBLIC_HAL_I2C_DRIVER_INIT_OFFSET))(a);

/* PUBLIC_HAL_I2C_DRIVER_WRITE */
typedef int (** const hal_i2c_write_pt)(hal_i2c, u16, u32, void*, u32, u32);
#define rom_hal_i2c_write(a, b, c, d, e, f) \
	(*(hal_i2c_write_pt) \
	(public_rom_base + PUBLIC_HAL_I2C_DRIVER_WRITE_OFFSET)) \
						(a, b, c, d, e, f);

/* PUBLIC_HAL_I2C_DRIVER_READ */
typedef int (** const hal_i2c_read_pt)(hal_i2c, u16, u32, void*, u32, u32);
#define rom_hal_i2c_read(a, b, c, d, e, f) \
		(*(hal_i2c_read_pt) \
		(public_rom_base + PUBLIC_HAL_I2C_DRIVER_READ_OFFSET)) \
							(a, b, c, d, e, f);

/* PUBLIC_HAL_I2C_DRIVER_CLOSE */
typedef int (** const hal_i2c_close_pt)(hal_i2c);
#define rom_hal_i2c_close(a) \
		(*(hal_i2c_close_pt) \
		(public_rom_base + PUBLIC_HAL_I2C_DRIVER_CLOSE_OFFSET))(a);

/* PUBLIC_HAL_WDTIMER_ENABLE */
typedef int (** const hal_wdtimer_enable_pt)(void);
#define rom_hal_wdtimer_enable() \
	(*(hal_wdtimer_enable_pt) \
	(public_rom_base + PUBLIC_HAL_WDTIMER_ENABLE_OFFSET))();

/* PUBLIC_HAL_WDTIMER_DISABLE */
typedef int (** const hal_wdtimer_disable_pt)(void);
#define rom_hal_wdtimer_disable() \
	(*(hal_wdtimer_disable_pt) \
	(public_rom_base + PUBLIC_HAL_WDTIMER_DISABLE_OFFSET))();

/* PUBLIC_HAL_WDTIMER_RESET */
typedef int (** const hal_wdtimer_reset_pt)(void);
#define rom_hal_wdtimer_reset() \
	(*(hal_wdtimer_reset_pt) \
	(public_rom_base + PUBLIC_HAL_WDTIMER_RESET_OFFSET))();

/* PUBLIC_HAL_WDTIMER_SET_TIMEOUT */
typedef int (** const hal_wdtimer_set_timeout_pt)(u32);
#define rom_hal_wdtimer_set_timeout(a) \
	(*(hal_wdtimer_set_timeout_pt) \
	(public_rom_base + PUBLIC_HAL_WDTIMER_SET_TIMEOUT_OFFSET))(a);

/* rom api prototypes -------------------------------------------------- end */

#endif
