--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y103.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.122ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.087ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.DQ     Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y111.B2     net (fanout=1)        0.776   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y111.B      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y111.D6     net (fanout=3)        0.285   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y111.CMUX   Topdc                 0.389   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X50Y103.D1     net (fanout=1)        1.661   ila0/N45
    SLICE_X50Y103.CLK    Tas                   0.184   ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.365ns logic, 2.722ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X46Y112.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.430ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.DQ     Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y111.B2     net (fanout=1)        0.776   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y111.B      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y112.AX     net (fanout=3)        0.835   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y112.CLK    Tdick                -0.008   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.784ns logic, 1.611ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y112.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.909ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.DQ     Tcklo                 0.698   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y111.B2     net (fanout=1)        0.776   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y111.B      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y112.DX     net (fanout=3)        0.311   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y112.CLK    Tdick                -0.005   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.787ns logic, 1.087ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y112.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.464ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.DQ     Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y111.B2     net (fanout=1)        0.714   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y111.B      Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y112.DX     net (fanout=3)        0.286   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y112.CLK    Tckdi       (-Th)     0.230   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.499ns logic, 1.000ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X46Y112.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.947ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.DQ     Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y111.B2     net (fanout=1)        0.714   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y111.B      Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y112.AX     net (fanout=3)        0.768   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y112.CLK    Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.500ns logic, 1.482ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y103.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.504ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.539ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y112.DQ     Tcklo                 0.642   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X46Y111.B2     net (fanout=1)        0.714   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X46Y111.B      Tilo                  0.087   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y111.D6     net (fanout=3)        0.262   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y111.CMUX   Topdc                 0.358   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X50Y103.D1     net (fanout=1)        1.528   ila0/N45
    SLICE_X50Y103.CLK    Tah         (-Th)     0.052   ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.035ns logic, 2.504ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X45Y112.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.927ns (data path)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.927ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.DQ      Tcko                  0.450   icon0/U0/U_ICON/iSYNC
                                                       icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y88.D2      net (fanout=2)        0.905   icon0/U0/U_ICON/iSYNC
    SLICE_X47Y88.D       Tilo                  0.094   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X45Y112.B2     net (fanout=13)       1.912   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X45Y112.B      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y112.CLK    net (fanout=5)        0.472   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (0.638ns logic, 3.289ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.742ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.BQ      Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X44Y93.A2      net (fanout=6)        1.143   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X44Y93.A       Tilo                  0.094   control0<20>
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X45Y112.B4     net (fanout=9)        1.468   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X45Y112.B      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y112.CLK    net (fanout=5)        0.472   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.659ns logic, 3.083ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.715ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.DQ      Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X44Y93.A1      net (fanout=5)        1.116   icon0/U0/U_ICON/iCORE_ID<3>
    SLICE_X44Y93.A       Tilo                  0.094   control0<20>
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X45Y112.B4     net (fanout=9)        1.468   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X45Y112.B      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X45Y112.CLK    net (fanout=5)        0.472   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.659ns logic, 3.056ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.770ns.
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X46Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y81.A3      net (fanout=3)        0.929   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X47Y81.A       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y96.CE      net (fanout=3)        1.033   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y96.CLK     Tceck                 0.229   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.773ns logic, 1.962ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X46Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y81.A3      net (fanout=3)        0.929   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X47Y81.A       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y96.CE      net (fanout=3)        1.033   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y96.CLK     Tceck                 0.229   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.773ns logic, 1.962ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X46Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y81.A3      net (fanout=3)        0.929   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X47Y81.A       Tilo                  0.094   icon0/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y96.CE      net (fanout=3)        1.033   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y96.CLK     Tceck                 0.229   icon0/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.773ns logic, 1.962ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X47Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y82.D5      net (fanout=3)        0.666   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X47Y82.D       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y83.SR      net (fanout=3)        0.275   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y83.CLK     Tcksr       (-Th)    -0.207   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.708ns logic, 0.941ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X47Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y82.D5      net (fanout=3)        0.666   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X47Y82.D       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y83.SR      net (fanout=3)        0.275   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y83.CLK     Tcksr       (-Th)    -0.208   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.709ns logic, 0.941ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X47Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y82.D5      net (fanout=3)        0.666   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X47Y82.D       Tilo                  0.087   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X47Y83.SR      net (fanout=3)        0.275   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X47Y83.CLK     Tcksr       (-Th)    -0.208   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.709ns logic, 0.941ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.890ns.
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.450   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y74.A4      net (fanout=3)        0.379   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X46Y74.CLK     Tas                   0.026   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.476ns logic, 0.379ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.AQ      Tcko                  0.414   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y74.A4      net (fanout=3)        0.349   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X46Y74.CLK     Tah         (-Th)     0.197   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 97 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (SLICE_X69Y127.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.007ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (FF)
  Data Path Delay:      3.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.C      Treg                  1.715   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    SLICE_X69Y127.DX     net (fanout=4)        2.255   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
    SLICE_X69Y127.CLK    Tdick                 0.002   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (1.717ns logic, 2.255ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X40Y103.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.723ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.688ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.AMUX   Treg                  1.983   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X40Y103.SR     net (fanout=3)        1.164   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y103.CLK    Tsrck                 0.541   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (2.524ns logic, 1.164ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.722ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y106.AMUX   Treg                  1.982   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X40Y103.SR     net (fanout=3)        1.164   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y103.CLK    Tsrck                 0.541   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (2.523ns logic, 1.164ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X56Y105.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.588ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.AMUX   Treg                  1.983   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X56Y105.SR     net (fanout=3)        1.023   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X56Y105.CLK    Tsrck                 0.547   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.530ns logic, 1.023ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.587ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.AMUX   Treg                  1.982   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X56Y105.SR     net (fanout=3)        1.023   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X56Y105.CLK    Tsrck                 0.547   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (2.529ns logic, 1.023ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X67Y112.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.446ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y113.DQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X67Y112.D6     net (fanout=2)        0.262   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X67Y112.CLK    Tah         (-Th)     0.195   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.219ns logic, 0.262ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X67Y113.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.527ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y113.BQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X67Y113.B5     net (fanout=2)        0.344   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X67Y113.CLK    Tah         (-Th)     0.196   ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.218ns logic, 0.344ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X39Y105.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.564ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.599ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising
  Destination Clock:    CLK_100 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y105.BQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X39Y105.BX     net (fanout=1)        0.416   ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X39Y105.CLK    Tckdi       (-Th)     0.231   ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.183ns logic, 0.416ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 2301 paths analyzed, 533 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_TDO_reg (SLICE_X48Y89.C3), 75 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.109ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      11.074ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOADOL2 Trcko_DOWA            2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X101Y133.A1    net (fanout=1)        1.294   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<22>
    SLICE_X101Y133.A     Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X91Y139.C2     net (fanout=1)        2.084   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X91Y139.CMUX   Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X91Y137.C4     net (fanout=1)        0.505   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X91Y137.C      Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X67Y106.C2     net (fanout=1)        2.613   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X67Y106.C      Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X48Y89.C3      net (fanout=1)        1.715   control0<3>
    SLICE_X48Y89.CLK     Tas                   0.009   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.074ns (2.863ns logic, 8.211ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.992ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      10.957ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOADOU1 Trcko_DOWA            2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X101Y133.A2    net (fanout=1)        1.177   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<21>
    SLICE_X101Y133.A     Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X91Y139.C2     net (fanout=1)        2.084   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X91Y139.CMUX   Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X91Y137.C4     net (fanout=1)        0.505   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X91Y137.C      Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X67Y106.C2     net (fanout=1)        2.613   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X67Y106.C      Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X48Y89.C3      net (fanout=1)        1.715   control0<3>
    SLICE_X48Y89.CLK     Tas                   0.009   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (2.863ns logic, 8.094ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.822ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      10.787ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOADOL0 Trcko_DOWA            2.180   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X93Y137.A2     net (fanout=1)        2.013   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<18>
    SLICE_X93Y137.A      Tilo                  0.094   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
    SLICE_X91Y139.C1     net (fanout=1)        1.078   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
    SLICE_X91Y139.CMUX   Tilo                  0.392   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X91Y137.C4     net (fanout=1)        0.505   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X91Y137.C      Tilo                  0.094   ila0/N4
                                                       ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X67Y106.C2     net (fanout=1)        2.613   ila0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X67Y106.C      Tilo                  0.094   control0<6>
                                                       ila0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X48Y89.C3      net (fanout=1)        1.715   control0<3>
    SLICE_X48Y89.CLK     Tas                   0.009   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.787ns (2.863ns logic, 7.924ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y26.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.699ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      7.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y89.BQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X44Y93.A2         net (fanout=6)        1.143   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X44Y93.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y106.D6        net (fanout=9)        2.371   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y106.D         Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y26.ENARDENL   net (fanout=9)        3.077   control0<6>
    RAMB36_X4Y26.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.664ns (1.073ns logic, 6.591ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.672ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      7.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y89.DQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X44Y93.A1         net (fanout=5)        1.116   icon0/U0/U_ICON/iCORE_ID<3>
    SLICE_X44Y93.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y106.D6        net (fanout=9)        2.371   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y106.D         Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y26.ENARDENL   net (fanout=9)        3.077   control0<6>
    RAMB36_X4Y26.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.637ns (1.073ns logic, 6.564ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.380ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      7.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y84.DQ         Tcko                  0.450   icon0/U0/U_ICON/iSYNC
                                                          icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y88.D2         net (fanout=2)        0.905   icon0/U0/U_ICON/iSYNC
    SLICE_X47Y88.D          Tilo                  0.094   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X67Y106.D4        net (fanout=13)       2.311   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X67Y106.D         Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y26.ENARDENL   net (fanout=9)        3.077   control0<6>
    RAMB36_X4Y26.CLKARDCLKL Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.345ns (1.052ns logic, 6.293ns route)
                                                          (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y26.ENAU), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.699ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      7.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y89.BQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X44Y93.A2         net (fanout=6)        1.143   icon0/U0/U_ICON/iCORE_ID<1>
    SLICE_X44Y93.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y106.D6        net (fanout=9)        2.371   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y106.D         Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y26.ENAU       net (fanout=9)        3.077   control0<6>
    RAMB36_X4Y26.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.664ns (1.073ns logic, 6.591ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.672ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      7.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y89.DQ         Tcko                  0.471   icon0/U0/U_ICON/iCORE_ID<3>
                                                          icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X44Y93.A1         net (fanout=5)        1.116   icon0/U0/U_ICON/iCORE_ID<3>
    SLICE_X44Y93.A          Tilo                  0.094   control0<20>
                                                          icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y106.D6        net (fanout=9)        2.371   icon0/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y106.D         Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y26.ENAU       net (fanout=9)        3.077   control0<6>
    RAMB36_X4Y26.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.637ns (1.073ns logic, 6.564ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.380ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Data Path Delay:      7.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y84.DQ         Tcko                  0.450   icon0/U0/U_ICON/iSYNC
                                                          icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X47Y88.D2         net (fanout=2)        0.905   icon0/U0/U_ICON/iSYNC
    SLICE_X47Y88.D          Tilo                  0.094   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X67Y106.D4        net (fanout=13)       2.311   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X67Y106.D         Tilo                  0.094   control0<6>
                                                          icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X4Y26.ENAU       net (fanout=9)        3.077   control0<6>
    RAMB36_X4Y26.CLKARDCLKU Trcck_ENA             0.414   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.345ns (1.052ns logic, 6.293ns route)
                                                          (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X46Y105.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.360ns (datapath - clock path skew - uncertainty)
  Source:               ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y105.BQ     Tcko                  0.414   ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X46Y105.AX     net (fanout=1)        0.175   ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X46Y105.CLK    Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point icon0/U0/U_ICON/U_STAT/U_TDO (SLICE_X47Y89.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.483ns (datapath - clock path skew - uncertainty)
  Source:               icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          icon0/U0/U_ICON/U_STAT/U_TDO (FF)
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE to icon0/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y88.CQ      Tcko                  0.414   icon0/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X47Y89.A6      net (fanout=2)        0.266   icon0/U0/U_ICON/U_STAT/iSTAT_CNT<2>
    SLICE_X47Y89.CLK     Tah         (-Th)     0.197   icon0/U0/U_ICON/iTDO_VEC<15>
                                                       icon0/U0/U_ICON/U_STAT/U_TDO_next
                                                       icon0/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.217ns logic, 0.266ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X4Y26.CLKARDCLKL
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X4Y26.CLKARDCLKU
  Clock network: control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 43769264 paths analyzed, 19456 endpoints analyzed, 240 failing endpoints
 240 timing errors detected. (240 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.352ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_3 (SLICE_X87Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.446ns (1.324 - 1.770)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to CPU0/UF_IR/data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADOL0 Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X87Y50.D6      net (fanout=1)        3.440   instrdb<3>
    SLICE_X87Y50.CLK     Tas                   0.028   CPU0/UF_IR/data_out<3>
                                                       CPU0/UF_IR/data_out_mux0000<28>1
                                                       CPU0/UF_IR/data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (2.208ns logic, 3.440ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_0 (SLICE_X87Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.461ns (1.324 - 1.785)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP to CPU0/UF_IR/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y24.DOADOL0 Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP
    SLICE_X87Y50.A6      net (fanout=1)        3.346   instrdb<0>
    SLICE_X87Y50.CLK     Tas                   0.026   CPU0/UF_IR/data_out<3>
                                                       CPU0/UF_IR/data_out_mux0000<31>1
                                                       CPU0/UF_IR/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (2.206ns logic, 3.346ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_IR/data_out_1 (SLICE_X87Y50.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          CPU0/UF_IR/data_out_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.431ns (1.324 - 1.755)
  Source Clock:         CLK_100 falling at 5.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to CPU0/UF_IR/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y28.DOADOL0 Trcko_DOWA            2.180   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X87Y50.B6      net (fanout=1)        3.155   instrdb<1>
    SLICE_X87Y50.CLK     Tas                   0.027   CPU0/UF_IR/data_out<3>
                                                       CPU0/UF_IR/data_out_mux0000<30>1
                                                       CPU0/UF_IR/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (2.207ns logic, 3.155ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG (SLICE_X31Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (1.449 - 1.252)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_TQ0.G_TW[0].U_TQ to ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.AQ      Tcko                  0.414   ila0/U0/iTRIG_IN<3>
                                                       ila0/U0/I_TQ0.G_TW[0].U_TQ
    SLICE_X31Y100.AX     net (fanout=1)        0.272   ila0/U0/iTRIG_IN<0>
    SLICE_X31Y100.CLK    Tckdi       (-Th)     0.229   ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/gand_dly<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.185ns logic, 0.272ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[1].U_GAND_IREG (SLICE_X31Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[1].U_GAND_IREG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (1.449 - 1.252)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_TQ0.G_TW[1].U_TQ to ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[1].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.BQ      Tcko                  0.414   ila0/U0/iTRIG_IN<3>
                                                       ila0/U0/I_TQ0.G_TW[1].U_TQ
    SLICE_X31Y100.BX     net (fanout=1)        0.286   ila0/U0/iTRIG_IN<1>
    SLICE_X31Y100.CLK    Tckdi       (-Th)     0.231   ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/gand_dly<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[1].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[2].U_GAND_IREG (SLICE_X31Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Destination:          ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[2].U_GAND_IREG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (1.449 - 1.252)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila0/U0/I_TQ0.G_TW[2].U_TQ to ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[2].U_GAND_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.CQ      Tcko                  0.414   ila0/U0/iTRIG_IN<3>
                                                       ila0/U0/I_TQ0.G_TW[2].U_TQ
    SLICE_X31Y100.CX     net (fanout=1)        0.275   ila0/U0/iTRIG_IN<2>
    SLICE_X31Y100.CLK    Tckdi       (-Th)     0.218   ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/gand_dly<3>
                                                       ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[2].U_GAND_IREG
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.196ns logic, 0.275ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X3Y26.CLKARDCLKU
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     12.352ns|            0|          240|            0|     43769264|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     12.352ns|            0|          240|            0|     43769264|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     12.352ns|          N/A|          240|            0|     43769264|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   10.457|    6.176|    5.392|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 240  Score: 43829  (Setup/Max: 43829, Hold: 0)

Constraints cover 43771695 paths, 0 nets, and 34872 connections

Design statistics:
   Minimum period:  12.352ns{1}   (Maximum frequency:  80.959MHz)
   Maximum path delay from/to any node:   2.770ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 13 21:38:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



