

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_648_9'
================================================================
* Date:           Mon Aug 18 15:42:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_648_9  |       13|        ?|        14|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|      208|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     1358|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1501|      866|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U192  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |sparsemux_33_4_32_1_1_U193          |sparsemux_33_4_32_1_1          |        0|   0|    0|  65|    0|
    |sparsemux_33_4_32_1_1_U194          |sparsemux_33_4_32_1_1          |        0|   0|    0|  65|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                               |                               |        0|   3|  143| 208|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln648_fu_828_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln648_fu_822_p2  |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  78|          63|          34|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   31|         62|
    |i_fu_172                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add2_reg_1334                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_172                           |  31|   0|   31|          0|
    |mul1_reg_1324                      |  32|   0|   32|          0|
    |mul2_reg_1329                      |  32|   0|   32|          0|
    |tmp_6_reg_1314                     |  32|   0|   32|          0|
    |tmp_7_reg_1319                     |  32|   0|   32|          0|
    |trunc_ln648_reg_1068               |   4|   0|    4|          0|
    |x_hat_10_addr_reg_1284             |   3|   0|    3|          0|
    |x_hat_11_addr_reg_1289             |   3|   0|    3|          0|
    |x_hat_12_addr_reg_1294             |   3|   0|    3|          0|
    |x_hat_13_addr_reg_1299             |   3|   0|    3|          0|
    |x_hat_14_addr_reg_1304             |   3|   0|    3|          0|
    |x_hat_15_addr_reg_1309             |   3|   0|    3|          0|
    |x_hat_1_addr_reg_1239              |   3|   0|    3|          0|
    |x_hat_2_addr_reg_1244              |   3|   0|    3|          0|
    |x_hat_3_addr_reg_1249              |   3|   0|    3|          0|
    |x_hat_4_addr_reg_1254              |   3|   0|    3|          0|
    |x_hat_5_addr_reg_1259              |   3|   0|    3|          0|
    |x_hat_6_addr_reg_1264              |   3|   0|    3|          0|
    |x_hat_7_addr_reg_1269              |   3|   0|    3|          0|
    |x_hat_8_addr_reg_1274              |   3|   0|    3|          0|
    |x_hat_9_addr_reg_1279              |   3|   0|    3|          0|
    |x_hat_addr_reg_1234                |   3|   0|    3|          0|
    |trunc_ln648_reg_1068               |  64|  32|    4|          0|
    |x_hat_10_addr_reg_1284             |  64|  32|    3|          0|
    |x_hat_11_addr_reg_1289             |  64|  32|    3|          0|
    |x_hat_12_addr_reg_1294             |  64|  32|    3|          0|
    |x_hat_13_addr_reg_1299             |  64|  32|    3|          0|
    |x_hat_14_addr_reg_1304             |  64|  32|    3|          0|
    |x_hat_15_addr_reg_1309             |  64|  32|    3|          0|
    |x_hat_1_addr_reg_1239              |  64|  32|    3|          0|
    |x_hat_2_addr_reg_1244              |  64|  32|    3|          0|
    |x_hat_3_addr_reg_1249              |  64|  32|    3|          0|
    |x_hat_4_addr_reg_1254              |  64|  32|    3|          0|
    |x_hat_5_addr_reg_1259              |  64|  32|    3|          0|
    |x_hat_6_addr_reg_1264              |  64|  32|    3|          0|
    |x_hat_7_addr_reg_1269              |  64|  32|    3|          0|
    |x_hat_8_addr_reg_1274              |  64|  32|    3|          0|
    |x_hat_9_addr_reg_1279              |  64|  32|    3|          0|
    |x_hat_addr_reg_1234                |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1358| 544|  322|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_opcode  |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1657_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|grp_fu_1663_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_648_9|  return value|
|chunk                 |   in|   31|     ap_none|                              chunk|        scalar|
|x_hat_15_address0     |  out|    3|   ap_memory|                           x_hat_15|         array|
|x_hat_15_ce0          |  out|    1|   ap_memory|                           x_hat_15|         array|
|x_hat_15_we0          |  out|    1|   ap_memory|                           x_hat_15|         array|
|x_hat_15_d0           |  out|   32|   ap_memory|                           x_hat_15|         array|
|x_hat_14_address0     |  out|    3|   ap_memory|                           x_hat_14|         array|
|x_hat_14_ce0          |  out|    1|   ap_memory|                           x_hat_14|         array|
|x_hat_14_we0          |  out|    1|   ap_memory|                           x_hat_14|         array|
|x_hat_14_d0           |  out|   32|   ap_memory|                           x_hat_14|         array|
|x_hat_13_address0     |  out|    3|   ap_memory|                           x_hat_13|         array|
|x_hat_13_ce0          |  out|    1|   ap_memory|                           x_hat_13|         array|
|x_hat_13_we0          |  out|    1|   ap_memory|                           x_hat_13|         array|
|x_hat_13_d0           |  out|   32|   ap_memory|                           x_hat_13|         array|
|x_hat_12_address0     |  out|    3|   ap_memory|                           x_hat_12|         array|
|x_hat_12_ce0          |  out|    1|   ap_memory|                           x_hat_12|         array|
|x_hat_12_we0          |  out|    1|   ap_memory|                           x_hat_12|         array|
|x_hat_12_d0           |  out|   32|   ap_memory|                           x_hat_12|         array|
|x_hat_11_address0     |  out|    3|   ap_memory|                           x_hat_11|         array|
|x_hat_11_ce0          |  out|    1|   ap_memory|                           x_hat_11|         array|
|x_hat_11_we0          |  out|    1|   ap_memory|                           x_hat_11|         array|
|x_hat_11_d0           |  out|   32|   ap_memory|                           x_hat_11|         array|
|x_hat_10_address0     |  out|    3|   ap_memory|                           x_hat_10|         array|
|x_hat_10_ce0          |  out|    1|   ap_memory|                           x_hat_10|         array|
|x_hat_10_we0          |  out|    1|   ap_memory|                           x_hat_10|         array|
|x_hat_10_d0           |  out|   32|   ap_memory|                           x_hat_10|         array|
|x_hat_9_address0      |  out|    3|   ap_memory|                            x_hat_9|         array|
|x_hat_9_ce0           |  out|    1|   ap_memory|                            x_hat_9|         array|
|x_hat_9_we0           |  out|    1|   ap_memory|                            x_hat_9|         array|
|x_hat_9_d0            |  out|   32|   ap_memory|                            x_hat_9|         array|
|x_hat_8_address0      |  out|    3|   ap_memory|                            x_hat_8|         array|
|x_hat_8_ce0           |  out|    1|   ap_memory|                            x_hat_8|         array|
|x_hat_8_we0           |  out|    1|   ap_memory|                            x_hat_8|         array|
|x_hat_8_d0            |  out|   32|   ap_memory|                            x_hat_8|         array|
|x_hat_7_address0      |  out|    3|   ap_memory|                            x_hat_7|         array|
|x_hat_7_ce0           |  out|    1|   ap_memory|                            x_hat_7|         array|
|x_hat_7_we0           |  out|    1|   ap_memory|                            x_hat_7|         array|
|x_hat_7_d0            |  out|   32|   ap_memory|                            x_hat_7|         array|
|x_hat_6_address0      |  out|    3|   ap_memory|                            x_hat_6|         array|
|x_hat_6_ce0           |  out|    1|   ap_memory|                            x_hat_6|         array|
|x_hat_6_we0           |  out|    1|   ap_memory|                            x_hat_6|         array|
|x_hat_6_d0            |  out|   32|   ap_memory|                            x_hat_6|         array|
|x_hat_5_address0      |  out|    3|   ap_memory|                            x_hat_5|         array|
|x_hat_5_ce0           |  out|    1|   ap_memory|                            x_hat_5|         array|
|x_hat_5_we0           |  out|    1|   ap_memory|                            x_hat_5|         array|
|x_hat_5_d0            |  out|   32|   ap_memory|                            x_hat_5|         array|
|x_hat_4_address0      |  out|    3|   ap_memory|                            x_hat_4|         array|
|x_hat_4_ce0           |  out|    1|   ap_memory|                            x_hat_4|         array|
|x_hat_4_we0           |  out|    1|   ap_memory|                            x_hat_4|         array|
|x_hat_4_d0            |  out|   32|   ap_memory|                            x_hat_4|         array|
|x_hat_3_address0      |  out|    3|   ap_memory|                            x_hat_3|         array|
|x_hat_3_ce0           |  out|    1|   ap_memory|                            x_hat_3|         array|
|x_hat_3_we0           |  out|    1|   ap_memory|                            x_hat_3|         array|
|x_hat_3_d0            |  out|   32|   ap_memory|                            x_hat_3|         array|
|x_hat_2_address0      |  out|    3|   ap_memory|                            x_hat_2|         array|
|x_hat_2_ce0           |  out|    1|   ap_memory|                            x_hat_2|         array|
|x_hat_2_we0           |  out|    1|   ap_memory|                            x_hat_2|         array|
|x_hat_2_d0            |  out|   32|   ap_memory|                            x_hat_2|         array|
|x_hat_1_address0      |  out|    3|   ap_memory|                            x_hat_1|         array|
|x_hat_1_ce0           |  out|    1|   ap_memory|                            x_hat_1|         array|
|x_hat_1_we0           |  out|    1|   ap_memory|                            x_hat_1|         array|
|x_hat_1_d0            |  out|   32|   ap_memory|                            x_hat_1|         array|
|x_hat_address0        |  out|    3|   ap_memory|                              x_hat|         array|
|x_hat_ce0             |  out|    1|   ap_memory|                              x_hat|         array|
|x_hat_we0             |  out|    1|   ap_memory|                              x_hat|         array|
|x_hat_d0              |  out|   32|   ap_memory|                              x_hat|         array|
|x_address0            |  out|    3|   ap_memory|                                  x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                  x|         array|
|x_q0                  |   in|   32|   ap_memory|                                  x|         array|
|x_1_address0          |  out|    3|   ap_memory|                                x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                x_1|         array|
|x_1_q0                |   in|   32|   ap_memory|                                x_1|         array|
|x_2_address0          |  out|    3|   ap_memory|                                x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                x_2|         array|
|x_3_address0          |  out|    3|   ap_memory|                                x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                x_3|         array|
|x_3_q0                |   in|   32|   ap_memory|                                x_3|         array|
|x_4_address0          |  out|    3|   ap_memory|                                x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                x_4|         array|
|x_5_address0          |  out|    3|   ap_memory|                                x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                x_5|         array|
|x_5_q0                |   in|   32|   ap_memory|                                x_5|         array|
|x_6_address0          |  out|    3|   ap_memory|                                x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                x_6|         array|
|x_7_address0          |  out|    3|   ap_memory|                                x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                x_7|         array|
|x_7_q0                |   in|   32|   ap_memory|                                x_7|         array|
|x_8_address0          |  out|    3|   ap_memory|                                x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                x_8|         array|
|x_9_address0          |  out|    3|   ap_memory|                                x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                x_9|         array|
|x_9_q0                |   in|   32|   ap_memory|                                x_9|         array|
|x_10_address0         |  out|    3|   ap_memory|                               x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                               x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                               x_10|         array|
|x_11_address0         |  out|    3|   ap_memory|                               x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                               x_11|         array|
|x_11_q0               |   in|   32|   ap_memory|                               x_11|         array|
|x_12_address0         |  out|    3|   ap_memory|                               x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                               x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                               x_12|         array|
|x_13_address0         |  out|    3|   ap_memory|                               x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                               x_13|         array|
|x_13_q0               |   in|   32|   ap_memory|                               x_13|         array|
|x_14_address0         |  out|    3|   ap_memory|                               x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                               x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                               x_14|         array|
|x_15_address0         |  out|    3|   ap_memory|                               x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                               x_15|         array|
|x_15_q0               |   in|   32|   ap_memory|                               x_15|         array|
|alpha                 |   in|   32|     ap_none|                              alpha|        scalar|
|z_old_address0        |  out|    3|   ap_memory|                              z_old|         array|
|z_old_ce0             |  out|    1|   ap_memory|                              z_old|         array|
|z_old_q0              |   in|   32|   ap_memory|                              z_old|         array|
|z_old_1_address0      |  out|    3|   ap_memory|                            z_old_1|         array|
|z_old_1_ce0           |  out|    1|   ap_memory|                            z_old_1|         array|
|z_old_1_q0            |   in|   32|   ap_memory|                            z_old_1|         array|
|z_old_2_address0      |  out|    3|   ap_memory|                            z_old_2|         array|
|z_old_2_ce0           |  out|    1|   ap_memory|                            z_old_2|         array|
|z_old_2_q0            |   in|   32|   ap_memory|                            z_old_2|         array|
|z_old_3_address0      |  out|    3|   ap_memory|                            z_old_3|         array|
|z_old_3_ce0           |  out|    1|   ap_memory|                            z_old_3|         array|
|z_old_3_q0            |   in|   32|   ap_memory|                            z_old_3|         array|
|z_old_4_address0      |  out|    3|   ap_memory|                            z_old_4|         array|
|z_old_4_ce0           |  out|    1|   ap_memory|                            z_old_4|         array|
|z_old_4_q0            |   in|   32|   ap_memory|                            z_old_4|         array|
|z_old_5_address0      |  out|    3|   ap_memory|                            z_old_5|         array|
|z_old_5_ce0           |  out|    1|   ap_memory|                            z_old_5|         array|
|z_old_5_q0            |   in|   32|   ap_memory|                            z_old_5|         array|
|z_old_6_address0      |  out|    3|   ap_memory|                            z_old_6|         array|
|z_old_6_ce0           |  out|    1|   ap_memory|                            z_old_6|         array|
|z_old_6_q0            |   in|   32|   ap_memory|                            z_old_6|         array|
|z_old_7_address0      |  out|    3|   ap_memory|                            z_old_7|         array|
|z_old_7_ce0           |  out|    1|   ap_memory|                            z_old_7|         array|
|z_old_7_q0            |   in|   32|   ap_memory|                            z_old_7|         array|
|z_old_8_address0      |  out|    3|   ap_memory|                            z_old_8|         array|
|z_old_8_ce0           |  out|    1|   ap_memory|                            z_old_8|         array|
|z_old_8_q0            |   in|   32|   ap_memory|                            z_old_8|         array|
|z_old_9_address0      |  out|    3|   ap_memory|                            z_old_9|         array|
|z_old_9_ce0           |  out|    1|   ap_memory|                            z_old_9|         array|
|z_old_9_q0            |   in|   32|   ap_memory|                            z_old_9|         array|
|z_old_10_address0     |  out|    3|   ap_memory|                           z_old_10|         array|
|z_old_10_ce0          |  out|    1|   ap_memory|                           z_old_10|         array|
|z_old_10_q0           |   in|   32|   ap_memory|                           z_old_10|         array|
|z_old_11_address0     |  out|    3|   ap_memory|                           z_old_11|         array|
|z_old_11_ce0          |  out|    1|   ap_memory|                           z_old_11|         array|
|z_old_11_q0           |   in|   32|   ap_memory|                           z_old_11|         array|
|z_old_12_address0     |  out|    3|   ap_memory|                           z_old_12|         array|
|z_old_12_ce0          |  out|    1|   ap_memory|                           z_old_12|         array|
|z_old_12_q0           |   in|   32|   ap_memory|                           z_old_12|         array|
|z_old_13_address0     |  out|    3|   ap_memory|                           z_old_13|         array|
|z_old_13_ce0          |  out|    1|   ap_memory|                           z_old_13|         array|
|z_old_13_q0           |   in|   32|   ap_memory|                           z_old_13|         array|
|z_old_14_address0     |  out|    3|   ap_memory|                           z_old_14|         array|
|z_old_14_ce0          |  out|    1|   ap_memory|                           z_old_14|         array|
|z_old_14_q0           |   in|   32|   ap_memory|                           z_old_14|         array|
|z_old_15_address0     |  out|    3|   ap_memory|                           z_old_15|         array|
|z_old_15_ce0          |  out|    1|   ap_memory|                           z_old_15|         array|
|z_old_15_q0           |   in|   32|   ap_memory|                           z_old_15|         array|
|sub                   |   in|   32|     ap_none|                                sub|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sub"   --->   Operation 18 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 19 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%chunk_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %chunk"   --->   Operation 20 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln648 = store i31 0, i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 21 'store' 'store_ln648' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc99"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_4 = load i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 23 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln648 = icmp_eq  i31 %i_4, i31 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 24 'icmp' 'icmp_ln648' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln648 = add i31 %i_4, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 26 'add' 'add_ln648' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln648 = br i1 %icmp_ln648, void %for.inc99.split, void %for.body106.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 27 'br' 'br_ln648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln648 = trunc i31 %i_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 28 'trunc' 'trunc_ln648' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i_4, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 29 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln648 = zext i3 %lshr_ln7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 30 'zext' 'zext_ln648' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 31 'getelementptr' 'x_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 32 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 33 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 34 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 35 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 36 'getelementptr' 'x_5_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 37 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 38 'getelementptr' 'x_7_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 39 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 40 'getelementptr' 'x_9_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 41 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 42 'getelementptr' 'x_11_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 43 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 44 'getelementptr' 'x_13_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 45 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 46 'getelementptr' 'x_15_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%x_load = load i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 47 'load' 'x_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%x_1_load = load i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 48 'load' 'x_1_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [2/2] (0.69ns)   --->   "%x_2_load = load i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 49 'load' 'x_2_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%x_3_load = load i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 50 'load' 'x_3_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%x_4_load = load i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 51 'load' 'x_4_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%x_5_load = load i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 52 'load' 'x_5_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [2/2] (0.69ns)   --->   "%x_6_load = load i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 53 'load' 'x_6_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [2/2] (0.69ns)   --->   "%x_7_load = load i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 54 'load' 'x_7_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 55 [2/2] (0.69ns)   --->   "%x_8_load = load i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 55 'load' 'x_8_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%x_9_load = load i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 56 'load' 'x_9_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [2/2] (0.69ns)   --->   "%x_10_load = load i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 57 'load' 'x_10_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%x_11_load = load i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 58 'load' 'x_11_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%x_12_load = load i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 59 'load' 'x_12_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%x_13_load = load i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 60 'load' 'x_13_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%x_14_load = load i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 61 'load' 'x_14_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (0.69ns)   --->   "%x_15_load = load i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 62 'load' 'x_15_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%z_old_addr = getelementptr i32 %z_old, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 63 'getelementptr' 'z_old_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%z_old_1_addr = getelementptr i32 %z_old_1, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 64 'getelementptr' 'z_old_1_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%z_old_2_addr = getelementptr i32 %z_old_2, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 65 'getelementptr' 'z_old_2_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%z_old_3_addr = getelementptr i32 %z_old_3, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 66 'getelementptr' 'z_old_3_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%z_old_4_addr = getelementptr i32 %z_old_4, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 67 'getelementptr' 'z_old_4_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%z_old_5_addr = getelementptr i32 %z_old_5, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 68 'getelementptr' 'z_old_5_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%z_old_6_addr = getelementptr i32 %z_old_6, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 69 'getelementptr' 'z_old_6_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%z_old_7_addr = getelementptr i32 %z_old_7, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 70 'getelementptr' 'z_old_7_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%z_old_8_addr = getelementptr i32 %z_old_8, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 71 'getelementptr' 'z_old_8_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%z_old_9_addr = getelementptr i32 %z_old_9, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 72 'getelementptr' 'z_old_9_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%z_old_10_addr = getelementptr i32 %z_old_10, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 73 'getelementptr' 'z_old_10_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%z_old_11_addr = getelementptr i32 %z_old_11, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 74 'getelementptr' 'z_old_11_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%z_old_12_addr = getelementptr i32 %z_old_12, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 75 'getelementptr' 'z_old_12_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%z_old_13_addr = getelementptr i32 %z_old_13, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 76 'getelementptr' 'z_old_13_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%z_old_14_addr = getelementptr i32 %z_old_14, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 77 'getelementptr' 'z_old_14_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%z_old_15_addr = getelementptr i32 %z_old_15, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 78 'getelementptr' 'z_old_15_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.69ns)   --->   "%z_old_load = load i3 %z_old_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 79 'load' 'z_old_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 80 [2/2] (0.69ns)   --->   "%z_old_1_load = load i3 %z_old_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 80 'load' 'z_old_1_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [2/2] (0.69ns)   --->   "%z_old_2_load = load i3 %z_old_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 81 'load' 'z_old_2_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (0.69ns)   --->   "%z_old_3_load = load i3 %z_old_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 82 'load' 'z_old_3_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (0.69ns)   --->   "%z_old_4_load = load i3 %z_old_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 83 'load' 'z_old_4_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 84 [2/2] (0.69ns)   --->   "%z_old_5_load = load i3 %z_old_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 84 'load' 'z_old_5_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (0.69ns)   --->   "%z_old_6_load = load i3 %z_old_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 85 'load' 'z_old_6_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (0.69ns)   --->   "%z_old_7_load = load i3 %z_old_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 86 'load' 'z_old_7_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (0.69ns)   --->   "%z_old_8_load = load i3 %z_old_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 87 'load' 'z_old_8_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (0.69ns)   --->   "%z_old_9_load = load i3 %z_old_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 88 'load' 'z_old_9_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (0.69ns)   --->   "%z_old_10_load = load i3 %z_old_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 89 'load' 'z_old_10_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (0.69ns)   --->   "%z_old_11_load = load i3 %z_old_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 90 'load' 'z_old_11_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (0.69ns)   --->   "%z_old_12_load = load i3 %z_old_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 91 'load' 'z_old_12_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (0.69ns)   --->   "%z_old_13_load = load i3 %z_old_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 92 'load' 'z_old_13_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (0.69ns)   --->   "%z_old_14_load = load i3 %z_old_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 93 'load' 'z_old_14_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (0.69ns)   --->   "%z_old_15_load = load i3 %z_old_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 94 'load' 'z_old_15_load' <Predicate = (!icmp_ln648)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 95 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_hat_1_addr = getelementptr i32 %x_hat_1, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 96 'getelementptr' 'x_hat_1_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_hat_2_addr = getelementptr i32 %x_hat_2, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 97 'getelementptr' 'x_hat_2_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%x_hat_3_addr = getelementptr i32 %x_hat_3, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 98 'getelementptr' 'x_hat_3_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%x_hat_4_addr = getelementptr i32 %x_hat_4, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 99 'getelementptr' 'x_hat_4_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%x_hat_5_addr = getelementptr i32 %x_hat_5, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 100 'getelementptr' 'x_hat_5_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%x_hat_6_addr = getelementptr i32 %x_hat_6, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 101 'getelementptr' 'x_hat_6_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_hat_7_addr = getelementptr i32 %x_hat_7, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 102 'getelementptr' 'x_hat_7_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_hat_8_addr = getelementptr i32 %x_hat_8, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 103 'getelementptr' 'x_hat_8_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_hat_9_addr = getelementptr i32 %x_hat_9, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 104 'getelementptr' 'x_hat_9_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_hat_10_addr = getelementptr i32 %x_hat_10, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 105 'getelementptr' 'x_hat_10_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_hat_11_addr = getelementptr i32 %x_hat_11, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 106 'getelementptr' 'x_hat_11_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%x_hat_12_addr = getelementptr i32 %x_hat_12, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 107 'getelementptr' 'x_hat_12_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_hat_13_addr = getelementptr i32 %x_hat_13, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 108 'getelementptr' 'x_hat_13_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%x_hat_14_addr = getelementptr i32 %x_hat_14, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 109 'getelementptr' 'x_hat_14_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_hat_15_addr = getelementptr i32 %x_hat_15, i64 0, i64 %zext_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 110 'getelementptr' 'x_hat_15_addr' <Predicate = (!icmp_ln648)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%switch_ln650 = switch i4 %trunc_ln648, void %arrayidx98.case.15, i4 0, void %arrayidx98.case.0, i4 1, void %arrayidx98.case.1, i4 2, void %arrayidx98.case.2, i4 3, void %arrayidx98.case.3, i4 4, void %arrayidx98.case.4, i4 5, void %arrayidx98.case.5, i4 6, void %arrayidx98.case.6, i4 7, void %arrayidx98.case.7, i4 8, void %arrayidx98.case.8, i4 9, void %arrayidx98.case.9, i4 10, void %arrayidx98.case.10, i4 11, void %arrayidx98.case.11, i4 12, void %arrayidx98.case.12, i4 13, void %arrayidx98.case.13, i4 14, void %arrayidx98.case.14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 111 'switch' 'switch_ln650' <Predicate = (!icmp_ln648)> <Delay = 0.67>
ST_1 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln648 = store i31 %add_ln648, i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 112 'store' 'store_ln648' <Predicate = (!icmp_ln648)> <Delay = 0.38>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln648 = br void %for.inc99" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 113 'br' 'br_ln648' <Predicate = (!icmp_ln648)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 114 [1/2] (0.69ns)   --->   "%x_load = load i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 114 'load' 'x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/2] (0.69ns)   --->   "%x_1_load = load i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 115 'load' 'x_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/2] (0.69ns)   --->   "%x_2_load = load i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 116 'load' 'x_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/2] (0.69ns)   --->   "%x_3_load = load i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 117 'load' 'x_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/2] (0.69ns)   --->   "%x_4_load = load i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 118 'load' 'x_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/2] (0.69ns)   --->   "%x_5_load = load i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 119 'load' 'x_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/2] (0.69ns)   --->   "%x_6_load = load i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 120 'load' 'x_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/2] (0.69ns)   --->   "%x_7_load = load i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 121 'load' 'x_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 122 [1/2] (0.69ns)   --->   "%x_8_load = load i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 122 'load' 'x_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 123 [1/2] (0.69ns)   --->   "%x_9_load = load i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 123 'load' 'x_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 124 [1/2] (0.69ns)   --->   "%x_10_load = load i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 124 'load' 'x_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 125 [1/2] (0.69ns)   --->   "%x_11_load = load i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 125 'load' 'x_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 126 [1/2] (0.69ns)   --->   "%x_12_load = load i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 126 'load' 'x_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 127 [1/2] (0.69ns)   --->   "%x_13_load = load i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 127 'load' 'x_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 128 [1/2] (0.69ns)   --->   "%x_14_load = load i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 128 'load' 'x_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 129 [1/2] (0.69ns)   --->   "%x_15_load = load i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 129 'load' 'x_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/1] (0.49ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %x_load, i4 1, i32 %x_1_load, i4 2, i32 %x_2_load, i4 3, i32 %x_3_load, i4 4, i32 %x_4_load, i4 5, i32 %x_5_load, i4 6, i32 %x_6_load, i4 7, i32 %x_7_load, i4 8, i32 %x_8_load, i4 9, i32 %x_9_load, i4 10, i32 %x_10_load, i4 11, i32 %x_11_load, i4 12, i32 %x_12_load, i4 13, i32 %x_13_load, i4 14, i32 %x_14_load, i4 15, i32 %x_15_load, i32 <undef>, i4 %trunc_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 130 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/2] (0.69ns)   --->   "%z_old_load = load i3 %z_old_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 131 'load' 'z_old_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/2] (0.69ns)   --->   "%z_old_1_load = load i3 %z_old_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 132 'load' 'z_old_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/2] (0.69ns)   --->   "%z_old_2_load = load i3 %z_old_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 133 'load' 'z_old_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/2] (0.69ns)   --->   "%z_old_3_load = load i3 %z_old_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 134 'load' 'z_old_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 135 [1/2] (0.69ns)   --->   "%z_old_4_load = load i3 %z_old_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 135 'load' 'z_old_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/2] (0.69ns)   --->   "%z_old_5_load = load i3 %z_old_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 136 'load' 'z_old_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/2] (0.69ns)   --->   "%z_old_6_load = load i3 %z_old_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 137 'load' 'z_old_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/2] (0.69ns)   --->   "%z_old_7_load = load i3 %z_old_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 138 'load' 'z_old_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 139 [1/2] (0.69ns)   --->   "%z_old_8_load = load i3 %z_old_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 139 'load' 'z_old_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 140 [1/2] (0.69ns)   --->   "%z_old_9_load = load i3 %z_old_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 140 'load' 'z_old_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 141 [1/2] (0.69ns)   --->   "%z_old_10_load = load i3 %z_old_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 141 'load' 'z_old_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 142 [1/2] (0.69ns)   --->   "%z_old_11_load = load i3 %z_old_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 142 'load' 'z_old_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 143 [1/2] (0.69ns)   --->   "%z_old_12_load = load i3 %z_old_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 143 'load' 'z_old_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 144 [1/2] (0.69ns)   --->   "%z_old_13_load = load i3 %z_old_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 144 'load' 'z_old_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 145 [1/2] (0.69ns)   --->   "%z_old_14_load = load i3 %z_old_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 145 'load' 'z_old_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 146 [1/2] (0.69ns)   --->   "%z_old_15_load = load i3 %z_old_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 146 'load' 'z_old_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 147 [1/1] (0.49ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %z_old_load, i4 1, i32 %z_old_1_load, i4 2, i32 %z_old_2_load, i4 3, i32 %z_old_3_load, i4 4, i32 %z_old_4_load, i4 5, i32 %z_old_5_load, i4 6, i32 %z_old_6_load, i4 7, i32 %z_old_7_load, i4 8, i32 %z_old_8_load, i4 9, i32 %z_old_9_load, i4 10, i32 %z_old_10_load, i4 11, i32 %z_old_11_load, i4 12, i32 %z_old_12_load, i4 13, i32 %z_old_13_load, i4 14, i32 %z_old_14_load, i4 15, i32 %z_old_15_load, i32 <undef>, i4 %trunc_ln648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 147 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 148 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %tmp_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 148 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub_read, i32 %tmp_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 149 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 150 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %tmp_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 150 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub_read, i32 %tmp_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 151 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 152 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %tmp_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 152 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub_read, i32 %tmp_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 153 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 154 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %tmp_6, i32 %alpha_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 154 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %sub_read, i32 %tmp_7" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 155 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 156 [7/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 156 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 157 [6/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 157 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 158 [5/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 158 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 159 [4/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 159 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 160 [3/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 160 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 161 [2/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 161 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln649 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:649]   --->   Operation 162 'specpipeline' 'specpipeline_ln649' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln648 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:648]   --->   Operation 163 'specloopname' 'specloopname_ln648' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/7] (2.34ns)   --->   "%add2 = fadd i32 %mul1, i32 %mul2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 164 'fadd' 'add2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = (icmp_ln648)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.69>
ST_14 : Operation 165 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 165 'store' 'store_ln650' <Predicate = (trunc_ln648 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 166 'br' 'br_ln650' <Predicate = (trunc_ln648 == 14)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 167 'store' 'store_ln650' <Predicate = (trunc_ln648 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 168 'br' 'br_ln650' <Predicate = (trunc_ln648 == 13)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 169 'store' 'store_ln650' <Predicate = (trunc_ln648 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 170 'br' 'br_ln650' <Predicate = (trunc_ln648 == 12)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 171 'store' 'store_ln650' <Predicate = (trunc_ln648 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 172 'br' 'br_ln650' <Predicate = (trunc_ln648 == 11)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 173 'store' 'store_ln650' <Predicate = (trunc_ln648 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 174 'br' 'br_ln650' <Predicate = (trunc_ln648 == 10)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 175 'store' 'store_ln650' <Predicate = (trunc_ln648 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 176 'br' 'br_ln650' <Predicate = (trunc_ln648 == 9)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 177 'store' 'store_ln650' <Predicate = (trunc_ln648 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 178 'br' 'br_ln650' <Predicate = (trunc_ln648 == 8)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 179 'store' 'store_ln650' <Predicate = (trunc_ln648 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 180 'br' 'br_ln650' <Predicate = (trunc_ln648 == 7)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 181 'store' 'store_ln650' <Predicate = (trunc_ln648 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 182 'br' 'br_ln650' <Predicate = (trunc_ln648 == 6)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 183 'store' 'store_ln650' <Predicate = (trunc_ln648 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 184 'br' 'br_ln650' <Predicate = (trunc_ln648 == 5)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 185 'store' 'store_ln650' <Predicate = (trunc_ln648 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 186 'br' 'br_ln650' <Predicate = (trunc_ln648 == 4)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 187 'store' 'store_ln650' <Predicate = (trunc_ln648 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 188 'br' 'br_ln650' <Predicate = (trunc_ln648 == 3)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 189 'store' 'store_ln650' <Predicate = (trunc_ln648 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 190 'br' 'br_ln650' <Predicate = (trunc_ln648 == 2)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 191 'store' 'store_ln650' <Predicate = (trunc_ln648 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 192 'br' 'br_ln650' <Predicate = (trunc_ln648 == 1)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 193 'store' 'store_ln650' <Predicate = (trunc_ln648 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 194 'br' 'br_ln650' <Predicate = (trunc_ln648 == 0)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.69ns)   --->   "%store_ln650 = store i32 %add2, i3 %x_hat_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 195 'store' 'store_ln650' <Predicate = (trunc_ln648 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln650 = br void %arrayidx98.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:650]   --->   Operation 196 'br' 'br_ln650' <Predicate = (trunc_ln648 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ chunk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_hat_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_hat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_old]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_old_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000000000000]
sub_read              (read             ) [ 011111100000000]
alpha_read            (read             ) [ 011111100000000]
chunk_read            (read             ) [ 000000000000000]
store_ln648           (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
i_4                   (load             ) [ 000000000000000]
icmp_ln648            (icmp             ) [ 011111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
add_ln648             (add              ) [ 000000000000000]
br_ln648              (br               ) [ 000000000000000]
trunc_ln648           (trunc            ) [ 011111111111111]
lshr_ln7              (partselect       ) [ 000000000000000]
zext_ln648            (zext             ) [ 000000000000000]
x_addr                (getelementptr    ) [ 011000000000000]
x_1_addr              (getelementptr    ) [ 011000000000000]
x_2_addr              (getelementptr    ) [ 011000000000000]
x_3_addr              (getelementptr    ) [ 011000000000000]
x_4_addr              (getelementptr    ) [ 011000000000000]
x_5_addr              (getelementptr    ) [ 011000000000000]
x_6_addr              (getelementptr    ) [ 011000000000000]
x_7_addr              (getelementptr    ) [ 011000000000000]
x_8_addr              (getelementptr    ) [ 011000000000000]
x_9_addr              (getelementptr    ) [ 011000000000000]
x_10_addr             (getelementptr    ) [ 011000000000000]
x_11_addr             (getelementptr    ) [ 011000000000000]
x_12_addr             (getelementptr    ) [ 011000000000000]
x_13_addr             (getelementptr    ) [ 011000000000000]
x_14_addr             (getelementptr    ) [ 011000000000000]
x_15_addr             (getelementptr    ) [ 011000000000000]
z_old_addr            (getelementptr    ) [ 011000000000000]
z_old_1_addr          (getelementptr    ) [ 011000000000000]
z_old_2_addr          (getelementptr    ) [ 011000000000000]
z_old_3_addr          (getelementptr    ) [ 011000000000000]
z_old_4_addr          (getelementptr    ) [ 011000000000000]
z_old_5_addr          (getelementptr    ) [ 011000000000000]
z_old_6_addr          (getelementptr    ) [ 011000000000000]
z_old_7_addr          (getelementptr    ) [ 011000000000000]
z_old_8_addr          (getelementptr    ) [ 011000000000000]
z_old_9_addr          (getelementptr    ) [ 011000000000000]
z_old_10_addr         (getelementptr    ) [ 011000000000000]
z_old_11_addr         (getelementptr    ) [ 011000000000000]
z_old_12_addr         (getelementptr    ) [ 011000000000000]
z_old_13_addr         (getelementptr    ) [ 011000000000000]
z_old_14_addr         (getelementptr    ) [ 011000000000000]
z_old_15_addr         (getelementptr    ) [ 011000000000000]
x_hat_addr            (getelementptr    ) [ 011111111111111]
x_hat_1_addr          (getelementptr    ) [ 011111111111111]
x_hat_2_addr          (getelementptr    ) [ 011111111111111]
x_hat_3_addr          (getelementptr    ) [ 011111111111111]
x_hat_4_addr          (getelementptr    ) [ 011111111111111]
x_hat_5_addr          (getelementptr    ) [ 011111111111111]
x_hat_6_addr          (getelementptr    ) [ 011111111111111]
x_hat_7_addr          (getelementptr    ) [ 011111111111111]
x_hat_8_addr          (getelementptr    ) [ 011111111111111]
x_hat_9_addr          (getelementptr    ) [ 011111111111111]
x_hat_10_addr         (getelementptr    ) [ 011111111111111]
x_hat_11_addr         (getelementptr    ) [ 011111111111111]
x_hat_12_addr         (getelementptr    ) [ 011111111111111]
x_hat_13_addr         (getelementptr    ) [ 011111111111111]
x_hat_14_addr         (getelementptr    ) [ 011111111111111]
x_hat_15_addr         (getelementptr    ) [ 011111111111111]
switch_ln650          (switch           ) [ 000000000000000]
store_ln648           (store            ) [ 000000000000000]
br_ln648              (br               ) [ 000000000000000]
x_load                (load             ) [ 000000000000000]
x_1_load              (load             ) [ 000000000000000]
x_2_load              (load             ) [ 000000000000000]
x_3_load              (load             ) [ 000000000000000]
x_4_load              (load             ) [ 000000000000000]
x_5_load              (load             ) [ 000000000000000]
x_6_load              (load             ) [ 000000000000000]
x_7_load              (load             ) [ 000000000000000]
x_8_load              (load             ) [ 000000000000000]
x_9_load              (load             ) [ 000000000000000]
x_10_load             (load             ) [ 000000000000000]
x_11_load             (load             ) [ 000000000000000]
x_12_load             (load             ) [ 000000000000000]
x_13_load             (load             ) [ 000000000000000]
x_14_load             (load             ) [ 000000000000000]
x_15_load             (load             ) [ 000000000000000]
tmp_6                 (sparsemux        ) [ 010111100000000]
z_old_load            (load             ) [ 000000000000000]
z_old_1_load          (load             ) [ 000000000000000]
z_old_2_load          (load             ) [ 000000000000000]
z_old_3_load          (load             ) [ 000000000000000]
z_old_4_load          (load             ) [ 000000000000000]
z_old_5_load          (load             ) [ 000000000000000]
z_old_6_load          (load             ) [ 000000000000000]
z_old_7_load          (load             ) [ 000000000000000]
z_old_8_load          (load             ) [ 000000000000000]
z_old_9_load          (load             ) [ 000000000000000]
z_old_10_load         (load             ) [ 000000000000000]
z_old_11_load         (load             ) [ 000000000000000]
z_old_12_load         (load             ) [ 000000000000000]
z_old_13_load         (load             ) [ 000000000000000]
z_old_14_load         (load             ) [ 000000000000000]
z_old_15_load         (load             ) [ 000000000000000]
tmp_7                 (sparsemux        ) [ 010111100000000]
mul1                  (fmul             ) [ 010000011111110]
mul2                  (fmul             ) [ 010000011111110]
specpipeline_ln649    (specpipeline     ) [ 000000000000000]
specloopname_ln648    (specloopname     ) [ 000000000000000]
add2                  (fadd             ) [ 010000000000001]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
store_ln650           (store            ) [ 000000000000000]
br_ln650              (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="chunk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_hat_15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_hat_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_hat_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_hat_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_hat_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_hat_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_hat_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_hat_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_hat_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_hat_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_hat_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_hat_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_hat_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_hat_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_hat_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_hat">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="x_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="x_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="x_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="x_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="x_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="x_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="x_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="x_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="alpha">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="z_old">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="z_old_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="z_old_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="z_old_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="z_old_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="z_old_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="z_old_6">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="z_old_7">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="z_old_8">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="z_old_9">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="z_old_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="z_old_11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="z_old_12">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="z_old_13">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="z_old_14">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="z_old_15">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sub">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sub_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="alpha_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="chunk_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="0" index="1" bw="31" slack="0"/>
<pin id="191" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="x_1_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_1_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_2_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_3_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_3_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_4_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="x_5_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_5_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="x_6_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="x_7_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_7_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_8_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="x_9_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_9_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="x_10_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="x_11_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_11_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_12_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="x_13_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_13_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="x_14_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="x_15_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_15_addr/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_5_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_7_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_9_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_11_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_13_load/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_15_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="z_old_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_addr/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="z_old_1_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_1_addr/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="z_old_2_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_2_addr/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="z_old_3_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="3" slack="0"/>
<pin id="427" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_3_addr/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="z_old_4_addr_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="3" slack="0"/>
<pin id="434" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_4_addr/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="z_old_5_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="3" slack="0"/>
<pin id="441" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_5_addr/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="z_old_6_addr_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="3" slack="0"/>
<pin id="448" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_6_addr/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="z_old_7_addr_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="3" slack="0"/>
<pin id="455" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_7_addr/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="z_old_8_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_8_addr/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="z_old_9_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_9_addr/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="z_old_10_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_10_addr/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="z_old_11_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_11_addr/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="z_old_12_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="3" slack="0"/>
<pin id="490" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_12_addr/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="z_old_13_addr_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="3" slack="0"/>
<pin id="497" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_13_addr/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="z_old_14_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_14_addr/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="z_old_15_addr_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="0"/>
<pin id="511" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_old_15_addr/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_load/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_1_load/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_2_load/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_3_load/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_4_load/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_5_load/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_6_load/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_7_load/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_8_load/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_9_load/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_10_load/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_11_load/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_access_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_12_load/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_13_load/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_14_load/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_old_15_load/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="x_hat_addr_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="3" slack="0"/>
<pin id="614" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_addr/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="x_hat_1_addr_gep_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="0" index="2" bw="3" slack="0"/>
<pin id="621" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_1_addr/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="x_hat_2_addr_gep_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="3" slack="0"/>
<pin id="628" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_2_addr/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="x_hat_3_addr_gep_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="3" slack="0"/>
<pin id="635" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_3_addr/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="x_hat_4_addr_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="3" slack="0"/>
<pin id="642" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_4_addr/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="x_hat_5_addr_gep_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="3" slack="0"/>
<pin id="649" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_5_addr/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="x_hat_6_addr_gep_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="3" slack="0"/>
<pin id="656" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_6_addr/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="x_hat_7_addr_gep_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="0"/>
<pin id="663" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_7_addr/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="x_hat_8_addr_gep_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="3" slack="0"/>
<pin id="670" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_8_addr/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="x_hat_9_addr_gep_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="0" index="2" bw="3" slack="0"/>
<pin id="677" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_9_addr/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="x_hat_10_addr_gep_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="3" slack="0"/>
<pin id="684" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_10_addr/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="x_hat_11_addr_gep_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_11_addr/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="x_hat_12_addr_gep_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="0" index="2" bw="3" slack="0"/>
<pin id="698" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_12_addr/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="x_hat_13_addr_gep_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="3" slack="0"/>
<pin id="705" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_13_addr/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="x_hat_14_addr_gep_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_14_addr/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="x_hat_15_addr_gep_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="3" slack="0"/>
<pin id="719" dir="1" index="3" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_hat_15_addr/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="store_ln650_access_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="13"/>
<pin id="724" dir="0" index="1" bw="32" slack="1"/>
<pin id="725" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln650_access_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="13"/>
<pin id="729" dir="0" index="1" bw="32" slack="1"/>
<pin id="730" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="731" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln650_access_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="13"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="736" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln650_access_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="13"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln650_access_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="13"/>
<pin id="744" dir="0" index="1" bw="32" slack="1"/>
<pin id="745" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="746" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln650_access_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="13"/>
<pin id="749" dir="0" index="1" bw="32" slack="1"/>
<pin id="750" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln650_access_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="13"/>
<pin id="754" dir="0" index="1" bw="32" slack="1"/>
<pin id="755" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln650_access_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="13"/>
<pin id="759" dir="0" index="1" bw="32" slack="1"/>
<pin id="760" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln650_access_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="13"/>
<pin id="764" dir="0" index="1" bw="32" slack="1"/>
<pin id="765" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="766" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln650_access_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="13"/>
<pin id="769" dir="0" index="1" bw="32" slack="1"/>
<pin id="770" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="771" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="store_ln650_access_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="13"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="776" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln650_access_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="13"/>
<pin id="779" dir="0" index="1" bw="32" slack="1"/>
<pin id="780" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="781" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln650_access_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="13"/>
<pin id="784" dir="0" index="1" bw="32" slack="1"/>
<pin id="785" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="786" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln650_access_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="13"/>
<pin id="789" dir="0" index="1" bw="32" slack="1"/>
<pin id="790" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="791" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="store_ln650_access_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="13"/>
<pin id="794" dir="0" index="1" bw="32" slack="1"/>
<pin id="795" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="796" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="store_ln650_access_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="13"/>
<pin id="799" dir="0" index="1" bw="32" slack="1"/>
<pin id="800" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="801" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/14 "/>
</bind>
</comp>

<comp id="802" class="1004" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="0" index="1" bw="32" slack="1"/>
<pin id="805" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="0" index="1" bw="32" slack="2"/>
<pin id="809" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="grp_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="2"/>
<pin id="812" dir="0" index="1" bw="32" slack="1"/>
<pin id="813" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="store_ln648_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="31" slack="0"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln648/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="i_4_load_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="31" slack="0"/>
<pin id="821" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="icmp_ln648_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="31" slack="0"/>
<pin id="824" dir="0" index="1" bw="31" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln648/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln648_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="31" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln648/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="trunc_ln648_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="31" slack="0"/>
<pin id="836" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln648/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="lshr_ln7_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="0"/>
<pin id="840" dir="0" index="1" bw="31" slack="0"/>
<pin id="841" dir="0" index="2" bw="4" slack="0"/>
<pin id="842" dir="0" index="3" bw="4" slack="0"/>
<pin id="843" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln648_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln648/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="store_ln648_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="31" slack="0"/>
<pin id="902" dir="0" index="1" bw="31" slack="0"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln648/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_6_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="32" slack="0"/>
<pin id="909" dir="0" index="3" bw="1" slack="0"/>
<pin id="910" dir="0" index="4" bw="32" slack="0"/>
<pin id="911" dir="0" index="5" bw="3" slack="0"/>
<pin id="912" dir="0" index="6" bw="32" slack="0"/>
<pin id="913" dir="0" index="7" bw="3" slack="0"/>
<pin id="914" dir="0" index="8" bw="32" slack="0"/>
<pin id="915" dir="0" index="9" bw="4" slack="0"/>
<pin id="916" dir="0" index="10" bw="32" slack="0"/>
<pin id="917" dir="0" index="11" bw="4" slack="0"/>
<pin id="918" dir="0" index="12" bw="32" slack="0"/>
<pin id="919" dir="0" index="13" bw="4" slack="0"/>
<pin id="920" dir="0" index="14" bw="32" slack="0"/>
<pin id="921" dir="0" index="15" bw="4" slack="0"/>
<pin id="922" dir="0" index="16" bw="32" slack="0"/>
<pin id="923" dir="0" index="17" bw="4" slack="0"/>
<pin id="924" dir="0" index="18" bw="32" slack="0"/>
<pin id="925" dir="0" index="19" bw="4" slack="0"/>
<pin id="926" dir="0" index="20" bw="32" slack="0"/>
<pin id="927" dir="0" index="21" bw="4" slack="0"/>
<pin id="928" dir="0" index="22" bw="32" slack="0"/>
<pin id="929" dir="0" index="23" bw="4" slack="0"/>
<pin id="930" dir="0" index="24" bw="32" slack="0"/>
<pin id="931" dir="0" index="25" bw="3" slack="0"/>
<pin id="932" dir="0" index="26" bw="32" slack="0"/>
<pin id="933" dir="0" index="27" bw="3" slack="0"/>
<pin id="934" dir="0" index="28" bw="32" slack="0"/>
<pin id="935" dir="0" index="29" bw="2" slack="0"/>
<pin id="936" dir="0" index="30" bw="32" slack="0"/>
<pin id="937" dir="0" index="31" bw="1" slack="0"/>
<pin id="938" dir="0" index="32" bw="32" slack="0"/>
<pin id="939" dir="0" index="33" bw="32" slack="0"/>
<pin id="940" dir="0" index="34" bw="4" slack="1"/>
<pin id="941" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_7_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="0" index="2" bw="32" slack="0"/>
<pin id="980" dir="0" index="3" bw="1" slack="0"/>
<pin id="981" dir="0" index="4" bw="32" slack="0"/>
<pin id="982" dir="0" index="5" bw="3" slack="0"/>
<pin id="983" dir="0" index="6" bw="32" slack="0"/>
<pin id="984" dir="0" index="7" bw="3" slack="0"/>
<pin id="985" dir="0" index="8" bw="32" slack="0"/>
<pin id="986" dir="0" index="9" bw="4" slack="0"/>
<pin id="987" dir="0" index="10" bw="32" slack="0"/>
<pin id="988" dir="0" index="11" bw="4" slack="0"/>
<pin id="989" dir="0" index="12" bw="32" slack="0"/>
<pin id="990" dir="0" index="13" bw="4" slack="0"/>
<pin id="991" dir="0" index="14" bw="32" slack="0"/>
<pin id="992" dir="0" index="15" bw="4" slack="0"/>
<pin id="993" dir="0" index="16" bw="32" slack="0"/>
<pin id="994" dir="0" index="17" bw="4" slack="0"/>
<pin id="995" dir="0" index="18" bw="32" slack="0"/>
<pin id="996" dir="0" index="19" bw="4" slack="0"/>
<pin id="997" dir="0" index="20" bw="32" slack="0"/>
<pin id="998" dir="0" index="21" bw="4" slack="0"/>
<pin id="999" dir="0" index="22" bw="32" slack="0"/>
<pin id="1000" dir="0" index="23" bw="4" slack="0"/>
<pin id="1001" dir="0" index="24" bw="32" slack="0"/>
<pin id="1002" dir="0" index="25" bw="3" slack="0"/>
<pin id="1003" dir="0" index="26" bw="32" slack="0"/>
<pin id="1004" dir="0" index="27" bw="3" slack="0"/>
<pin id="1005" dir="0" index="28" bw="32" slack="0"/>
<pin id="1006" dir="0" index="29" bw="2" slack="0"/>
<pin id="1007" dir="0" index="30" bw="32" slack="0"/>
<pin id="1008" dir="0" index="31" bw="1" slack="0"/>
<pin id="1009" dir="0" index="32" bw="32" slack="0"/>
<pin id="1010" dir="0" index="33" bw="32" slack="0"/>
<pin id="1011" dir="0" index="34" bw="4" slack="1"/>
<pin id="1012" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="i_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="31" slack="0"/>
<pin id="1049" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1054" class="1005" name="sub_read_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="2"/>
<pin id="1056" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="1059" class="1005" name="alpha_read_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="2"/>
<pin id="1061" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="1064" class="1005" name="icmp_ln648_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="12"/>
<pin id="1066" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln648 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="trunc_ln648_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="4" slack="1"/>
<pin id="1070" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln648 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="x_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="1"/>
<pin id="1076" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="x_1_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="1"/>
<pin id="1081" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1_addr "/>
</bind>
</comp>

<comp id="1084" class="1005" name="x_2_addr_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="1"/>
<pin id="1086" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="1089" class="1005" name="x_3_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="1"/>
<pin id="1091" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_3_addr "/>
</bind>
</comp>

<comp id="1094" class="1005" name="x_4_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="3" slack="1"/>
<pin id="1096" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="x_5_addr_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="3" slack="1"/>
<pin id="1101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_5_addr "/>
</bind>
</comp>

<comp id="1104" class="1005" name="x_6_addr_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="1"/>
<pin id="1106" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="1109" class="1005" name="x_7_addr_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="3" slack="1"/>
<pin id="1111" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_7_addr "/>
</bind>
</comp>

<comp id="1114" class="1005" name="x_8_addr_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="3" slack="1"/>
<pin id="1116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="1119" class="1005" name="x_9_addr_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="3" slack="1"/>
<pin id="1121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_9_addr "/>
</bind>
</comp>

<comp id="1124" class="1005" name="x_10_addr_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="1"/>
<pin id="1126" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="1129" class="1005" name="x_11_addr_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="3" slack="1"/>
<pin id="1131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_11_addr "/>
</bind>
</comp>

<comp id="1134" class="1005" name="x_12_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="3" slack="1"/>
<pin id="1136" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="x_13_addr_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="1"/>
<pin id="1141" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_13_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="x_14_addr_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="3" slack="1"/>
<pin id="1146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="1149" class="1005" name="x_15_addr_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="3" slack="1"/>
<pin id="1151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_15_addr "/>
</bind>
</comp>

<comp id="1154" class="1005" name="z_old_addr_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="3" slack="1"/>
<pin id="1156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="z_old_1_addr_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="3" slack="1"/>
<pin id="1161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_1_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="z_old_2_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="3" slack="1"/>
<pin id="1166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_2_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="z_old_3_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="3" slack="1"/>
<pin id="1171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_3_addr "/>
</bind>
</comp>

<comp id="1174" class="1005" name="z_old_4_addr_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="3" slack="1"/>
<pin id="1176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_4_addr "/>
</bind>
</comp>

<comp id="1179" class="1005" name="z_old_5_addr_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="3" slack="1"/>
<pin id="1181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_5_addr "/>
</bind>
</comp>

<comp id="1184" class="1005" name="z_old_6_addr_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="3" slack="1"/>
<pin id="1186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_6_addr "/>
</bind>
</comp>

<comp id="1189" class="1005" name="z_old_7_addr_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="3" slack="1"/>
<pin id="1191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_7_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="z_old_8_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="3" slack="1"/>
<pin id="1196" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_8_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="z_old_9_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="1"/>
<pin id="1201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_9_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="z_old_10_addr_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="3" slack="1"/>
<pin id="1206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_10_addr "/>
</bind>
</comp>

<comp id="1209" class="1005" name="z_old_11_addr_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="3" slack="1"/>
<pin id="1211" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_11_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="z_old_12_addr_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="3" slack="1"/>
<pin id="1216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_12_addr "/>
</bind>
</comp>

<comp id="1219" class="1005" name="z_old_13_addr_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="3" slack="1"/>
<pin id="1221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_13_addr "/>
</bind>
</comp>

<comp id="1224" class="1005" name="z_old_14_addr_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="3" slack="1"/>
<pin id="1226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_14_addr "/>
</bind>
</comp>

<comp id="1229" class="1005" name="z_old_15_addr_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="3" slack="1"/>
<pin id="1231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_old_15_addr "/>
</bind>
</comp>

<comp id="1234" class="1005" name="x_hat_addr_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="3" slack="13"/>
<pin id="1236" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_addr "/>
</bind>
</comp>

<comp id="1239" class="1005" name="x_hat_1_addr_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="3" slack="13"/>
<pin id="1241" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_1_addr "/>
</bind>
</comp>

<comp id="1244" class="1005" name="x_hat_2_addr_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="3" slack="13"/>
<pin id="1246" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_2_addr "/>
</bind>
</comp>

<comp id="1249" class="1005" name="x_hat_3_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="3" slack="13"/>
<pin id="1251" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_3_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="x_hat_4_addr_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="3" slack="13"/>
<pin id="1256" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_4_addr "/>
</bind>
</comp>

<comp id="1259" class="1005" name="x_hat_5_addr_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="3" slack="13"/>
<pin id="1261" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_5_addr "/>
</bind>
</comp>

<comp id="1264" class="1005" name="x_hat_6_addr_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="13"/>
<pin id="1266" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_6_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="x_hat_7_addr_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="3" slack="13"/>
<pin id="1271" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_7_addr "/>
</bind>
</comp>

<comp id="1274" class="1005" name="x_hat_8_addr_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="3" slack="13"/>
<pin id="1276" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_8_addr "/>
</bind>
</comp>

<comp id="1279" class="1005" name="x_hat_9_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="3" slack="13"/>
<pin id="1281" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_9_addr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="x_hat_10_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="3" slack="13"/>
<pin id="1286" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_10_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="x_hat_11_addr_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="3" slack="13"/>
<pin id="1291" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_11_addr "/>
</bind>
</comp>

<comp id="1294" class="1005" name="x_hat_12_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="3" slack="13"/>
<pin id="1296" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_12_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="x_hat_13_addr_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="3" slack="13"/>
<pin id="1301" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_13_addr "/>
</bind>
</comp>

<comp id="1304" class="1005" name="x_hat_14_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="3" slack="13"/>
<pin id="1306" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_14_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="x_hat_15_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="3" slack="13"/>
<pin id="1311" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="x_hat_15_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp_6_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_7_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="mul1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="mul2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="add2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="104" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="100" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="104" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="116" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="116" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="116" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="116" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="116" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="116" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="116" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="116" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="116" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="116" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="116" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="116" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="116" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="116" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="194" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="201" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="208" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="215" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="222" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="229" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="236" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="243" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="250" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="257" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="264" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="271" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="278" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="285" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="292" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="299" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="116" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="116" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="72" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="116" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="116" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="116" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="116" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="116" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="116" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="116" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="86" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="116" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="116" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="116" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="116" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="94" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="116" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="98" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="116" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="402" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="525"><net_src comp="409" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="416" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="423" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="430" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="437" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="444" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="451" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="458" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="465" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="472" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="479" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="486" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="493" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="500" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="507" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="32" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="116" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="30" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="116" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="28" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="116" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="26" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="116" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="24" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="116" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="650"><net_src comp="22" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="20" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="116" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="18" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="116" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="16" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="116" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="14" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="116" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="685"><net_src comp="12" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="116" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="10" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="116" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="8" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="116" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="6" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="116" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="4" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="116" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="2" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="116" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="818"><net_src comp="108" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="188" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="819" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="118" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="819" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="120" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="819" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="122" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="124" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="851"><net_src comp="838" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="857"><net_src comp="848" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="858"><net_src comp="848" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="859"><net_src comp="848" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="860"><net_src comp="848" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="861"><net_src comp="848" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="862"><net_src comp="848" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="863"><net_src comp="848" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="864"><net_src comp="848" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="865"><net_src comp="848" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="866"><net_src comp="848" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="867"><net_src comp="848" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="868"><net_src comp="848" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="869"><net_src comp="848" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="870"><net_src comp="848" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="871"><net_src comp="848" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="872"><net_src comp="848" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="873"><net_src comp="848" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="874"><net_src comp="848" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="875"><net_src comp="848" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="876"><net_src comp="848" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="877"><net_src comp="848" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="878"><net_src comp="848" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="879"><net_src comp="848" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="880"><net_src comp="848" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="881"><net_src comp="848" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="882"><net_src comp="848" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="883"><net_src comp="848" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="884"><net_src comp="848" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="885"><net_src comp="848" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="886"><net_src comp="848" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="887"><net_src comp="848" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="888"><net_src comp="848" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="889"><net_src comp="848" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="890"><net_src comp="848" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="891"><net_src comp="848" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="892"><net_src comp="848" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="893"><net_src comp="848" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="894"><net_src comp="848" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="895"><net_src comp="848" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="896"><net_src comp="848" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="897"><net_src comp="848" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="898"><net_src comp="848" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="899"><net_src comp="848" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="904"><net_src comp="828" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="942"><net_src comp="156" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="943"><net_src comp="126" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="944"><net_src comp="306" pin="3"/><net_sink comp="905" pin=2"/></net>

<net id="945"><net_src comp="128" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="946"><net_src comp="312" pin="3"/><net_sink comp="905" pin=4"/></net>

<net id="947"><net_src comp="130" pin="0"/><net_sink comp="905" pin=5"/></net>

<net id="948"><net_src comp="318" pin="3"/><net_sink comp="905" pin=6"/></net>

<net id="949"><net_src comp="132" pin="0"/><net_sink comp="905" pin=7"/></net>

<net id="950"><net_src comp="324" pin="3"/><net_sink comp="905" pin=8"/></net>

<net id="951"><net_src comp="134" pin="0"/><net_sink comp="905" pin=9"/></net>

<net id="952"><net_src comp="330" pin="3"/><net_sink comp="905" pin=10"/></net>

<net id="953"><net_src comp="136" pin="0"/><net_sink comp="905" pin=11"/></net>

<net id="954"><net_src comp="336" pin="3"/><net_sink comp="905" pin=12"/></net>

<net id="955"><net_src comp="138" pin="0"/><net_sink comp="905" pin=13"/></net>

<net id="956"><net_src comp="342" pin="3"/><net_sink comp="905" pin=14"/></net>

<net id="957"><net_src comp="140" pin="0"/><net_sink comp="905" pin=15"/></net>

<net id="958"><net_src comp="348" pin="3"/><net_sink comp="905" pin=16"/></net>

<net id="959"><net_src comp="142" pin="0"/><net_sink comp="905" pin=17"/></net>

<net id="960"><net_src comp="354" pin="3"/><net_sink comp="905" pin=18"/></net>

<net id="961"><net_src comp="144" pin="0"/><net_sink comp="905" pin=19"/></net>

<net id="962"><net_src comp="360" pin="3"/><net_sink comp="905" pin=20"/></net>

<net id="963"><net_src comp="146" pin="0"/><net_sink comp="905" pin=21"/></net>

<net id="964"><net_src comp="366" pin="3"/><net_sink comp="905" pin=22"/></net>

<net id="965"><net_src comp="148" pin="0"/><net_sink comp="905" pin=23"/></net>

<net id="966"><net_src comp="372" pin="3"/><net_sink comp="905" pin=24"/></net>

<net id="967"><net_src comp="150" pin="0"/><net_sink comp="905" pin=25"/></net>

<net id="968"><net_src comp="378" pin="3"/><net_sink comp="905" pin=26"/></net>

<net id="969"><net_src comp="152" pin="0"/><net_sink comp="905" pin=27"/></net>

<net id="970"><net_src comp="384" pin="3"/><net_sink comp="905" pin=28"/></net>

<net id="971"><net_src comp="154" pin="0"/><net_sink comp="905" pin=29"/></net>

<net id="972"><net_src comp="390" pin="3"/><net_sink comp="905" pin=30"/></net>

<net id="973"><net_src comp="158" pin="0"/><net_sink comp="905" pin=31"/></net>

<net id="974"><net_src comp="396" pin="3"/><net_sink comp="905" pin=32"/></net>

<net id="975"><net_src comp="160" pin="0"/><net_sink comp="905" pin=33"/></net>

<net id="1013"><net_src comp="156" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="1014"><net_src comp="126" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="1015"><net_src comp="514" pin="3"/><net_sink comp="976" pin=2"/></net>

<net id="1016"><net_src comp="128" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="1017"><net_src comp="520" pin="3"/><net_sink comp="976" pin=4"/></net>

<net id="1018"><net_src comp="130" pin="0"/><net_sink comp="976" pin=5"/></net>

<net id="1019"><net_src comp="526" pin="3"/><net_sink comp="976" pin=6"/></net>

<net id="1020"><net_src comp="132" pin="0"/><net_sink comp="976" pin=7"/></net>

<net id="1021"><net_src comp="532" pin="3"/><net_sink comp="976" pin=8"/></net>

<net id="1022"><net_src comp="134" pin="0"/><net_sink comp="976" pin=9"/></net>

<net id="1023"><net_src comp="538" pin="3"/><net_sink comp="976" pin=10"/></net>

<net id="1024"><net_src comp="136" pin="0"/><net_sink comp="976" pin=11"/></net>

<net id="1025"><net_src comp="544" pin="3"/><net_sink comp="976" pin=12"/></net>

<net id="1026"><net_src comp="138" pin="0"/><net_sink comp="976" pin=13"/></net>

<net id="1027"><net_src comp="550" pin="3"/><net_sink comp="976" pin=14"/></net>

<net id="1028"><net_src comp="140" pin="0"/><net_sink comp="976" pin=15"/></net>

<net id="1029"><net_src comp="556" pin="3"/><net_sink comp="976" pin=16"/></net>

<net id="1030"><net_src comp="142" pin="0"/><net_sink comp="976" pin=17"/></net>

<net id="1031"><net_src comp="562" pin="3"/><net_sink comp="976" pin=18"/></net>

<net id="1032"><net_src comp="144" pin="0"/><net_sink comp="976" pin=19"/></net>

<net id="1033"><net_src comp="568" pin="3"/><net_sink comp="976" pin=20"/></net>

<net id="1034"><net_src comp="146" pin="0"/><net_sink comp="976" pin=21"/></net>

<net id="1035"><net_src comp="574" pin="3"/><net_sink comp="976" pin=22"/></net>

<net id="1036"><net_src comp="148" pin="0"/><net_sink comp="976" pin=23"/></net>

<net id="1037"><net_src comp="580" pin="3"/><net_sink comp="976" pin=24"/></net>

<net id="1038"><net_src comp="150" pin="0"/><net_sink comp="976" pin=25"/></net>

<net id="1039"><net_src comp="586" pin="3"/><net_sink comp="976" pin=26"/></net>

<net id="1040"><net_src comp="152" pin="0"/><net_sink comp="976" pin=27"/></net>

<net id="1041"><net_src comp="592" pin="3"/><net_sink comp="976" pin=28"/></net>

<net id="1042"><net_src comp="154" pin="0"/><net_sink comp="976" pin=29"/></net>

<net id="1043"><net_src comp="598" pin="3"/><net_sink comp="976" pin=30"/></net>

<net id="1044"><net_src comp="158" pin="0"/><net_sink comp="976" pin=31"/></net>

<net id="1045"><net_src comp="604" pin="3"/><net_sink comp="976" pin=32"/></net>

<net id="1046"><net_src comp="160" pin="0"/><net_sink comp="976" pin=33"/></net>

<net id="1050"><net_src comp="172" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1053"><net_src comp="1047" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1057"><net_src comp="176" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1062"><net_src comp="182" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1067"><net_src comp="822" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="834" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="905" pin=34"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="976" pin=34"/></net>

<net id="1077"><net_src comp="194" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1082"><net_src comp="201" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1087"><net_src comp="208" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1092"><net_src comp="215" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1097"><net_src comp="222" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1102"><net_src comp="229" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1107"><net_src comp="236" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1112"><net_src comp="243" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1117"><net_src comp="250" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1122"><net_src comp="257" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1127"><net_src comp="264" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1132"><net_src comp="271" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1137"><net_src comp="278" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1142"><net_src comp="285" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1147"><net_src comp="292" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1152"><net_src comp="299" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1157"><net_src comp="402" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1162"><net_src comp="409" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1167"><net_src comp="416" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1172"><net_src comp="423" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1177"><net_src comp="430" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1182"><net_src comp="437" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1187"><net_src comp="444" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1192"><net_src comp="451" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1197"><net_src comp="458" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1202"><net_src comp="465" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1207"><net_src comp="472" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1212"><net_src comp="479" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1217"><net_src comp="486" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1222"><net_src comp="493" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1227"><net_src comp="500" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1232"><net_src comp="507" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1237"><net_src comp="610" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1242"><net_src comp="617" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1247"><net_src comp="624" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1252"><net_src comp="631" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1257"><net_src comp="638" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1262"><net_src comp="645" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1267"><net_src comp="652" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1272"><net_src comp="659" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1277"><net_src comp="666" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1282"><net_src comp="673" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1287"><net_src comp="680" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1292"><net_src comp="687" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1297"><net_src comp="694" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1302"><net_src comp="701" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1307"><net_src comp="708" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1312"><net_src comp="715" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1317"><net_src comp="905" pin="35"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1322"><net_src comp="976" pin="35"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1327"><net_src comp="806" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1332"><net_src comp="810" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1337"><net_src comp="802" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1341"><net_src comp="1334" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1342"><net_src comp="1334" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1343"><net_src comp="1334" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1344"><net_src comp="1334" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1345"><net_src comp="1334" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1346"><net_src comp="1334" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1347"><net_src comp="1334" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1348"><net_src comp="1334" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1349"><net_src comp="1334" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1350"><net_src comp="1334" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1351"><net_src comp="1334" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1352"><net_src comp="1334" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1353"><net_src comp="1334" pin="1"/><net_sink comp="797" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_hat_15 | {14 }
	Port: x_hat_14 | {14 }
	Port: x_hat_13 | {14 }
	Port: x_hat_12 | {14 }
	Port: x_hat_11 | {14 }
	Port: x_hat_10 | {14 }
	Port: x_hat_9 | {14 }
	Port: x_hat_8 | {14 }
	Port: x_hat_7 | {14 }
	Port: x_hat_6 | {14 }
	Port: x_hat_5 | {14 }
	Port: x_hat_4 | {14 }
	Port: x_hat_3 | {14 }
	Port: x_hat_2 | {14 }
	Port: x_hat_1 | {14 }
	Port: x_hat | {14 }
 - Input state : 
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : chunk | {1 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_1 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_2 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_3 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_4 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_5 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_6 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_7 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_8 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_9 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_10 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_11 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_12 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_13 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_14 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : x_15 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : alpha | {1 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_1 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_2 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_3 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_4 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_5 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_6 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_7 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_8 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_9 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_10 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_11 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_12 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_13 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_14 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : z_old_15 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_648_9 : sub | {1 }
  - Chain level:
	State 1
		store_ln648 : 1
		i_4 : 1
		icmp_ln648 : 2
		add_ln648 : 2
		br_ln648 : 3
		trunc_ln648 : 2
		lshr_ln7 : 2
		zext_ln648 : 3
		x_addr : 4
		x_1_addr : 4
		x_2_addr : 4
		x_3_addr : 4
		x_4_addr : 4
		x_5_addr : 4
		x_6_addr : 4
		x_7_addr : 4
		x_8_addr : 4
		x_9_addr : 4
		x_10_addr : 4
		x_11_addr : 4
		x_12_addr : 4
		x_13_addr : 4
		x_14_addr : 4
		x_15_addr : 4
		x_load : 5
		x_1_load : 5
		x_2_load : 5
		x_3_load : 5
		x_4_load : 5
		x_5_load : 5
		x_6_load : 5
		x_7_load : 5
		x_8_load : 5
		x_9_load : 5
		x_10_load : 5
		x_11_load : 5
		x_12_load : 5
		x_13_load : 5
		x_14_load : 5
		x_15_load : 5
		z_old_addr : 4
		z_old_1_addr : 4
		z_old_2_addr : 4
		z_old_3_addr : 4
		z_old_4_addr : 4
		z_old_5_addr : 4
		z_old_6_addr : 4
		z_old_7_addr : 4
		z_old_8_addr : 4
		z_old_9_addr : 4
		z_old_10_addr : 4
		z_old_11_addr : 4
		z_old_12_addr : 4
		z_old_13_addr : 4
		z_old_14_addr : 4
		z_old_15_addr : 4
		z_old_load : 5
		z_old_1_load : 5
		z_old_2_load : 5
		z_old_3_load : 5
		z_old_4_load : 5
		z_old_5_load : 5
		z_old_6_load : 5
		z_old_7_load : 5
		z_old_8_load : 5
		z_old_9_load : 5
		z_old_10_load : 5
		z_old_11_load : 5
		z_old_12_load : 5
		z_old_13_load : 5
		z_old_14_load : 5
		z_old_15_load : 5
		x_hat_addr : 4
		x_hat_1_addr : 4
		x_hat_2_addr : 4
		x_hat_3_addr : 4
		x_hat_4_addr : 4
		x_hat_5_addr : 4
		x_hat_6_addr : 4
		x_hat_7_addr : 4
		x_hat_8_addr : 4
		x_hat_9_addr : 4
		x_hat_10_addr : 4
		x_hat_11_addr : 4
		x_hat_12_addr : 4
		x_hat_13_addr : 4
		x_hat_14_addr : 4
		x_hat_15_addr : 4
		switch_ln650 : 3
		store_ln648 : 3
	State 2
		tmp_6 : 1
		tmp_7 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_802       |    2    |   318   |   198   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_806       |    3    |   143   |    78   |
|          |       grp_fu_810       |    3    |   143   |    78   |
|----------|------------------------|---------|---------|---------|
| sparsemux|      tmp_6_fu_905      |    0    |    0    |    65   |
|          |      tmp_7_fu_976      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln648_fu_822   |    0    |    0    |    38   |
|----------|------------------------|---------|---------|---------|
|    add   |    add_ln648_fu_828    |    0    |    0    |    38   |
|----------|------------------------|---------|---------|---------|
|          |  sub_read_read_fu_176  |    0    |    0    |    0    |
|   read   | alpha_read_read_fu_182 |    0    |    0    |    0    |
|          | chunk_read_read_fu_188 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln648_fu_834   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     lshr_ln7_fu_838    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln648_fu_848   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    8    |   604   |   560   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     add2_reg_1334    |   32   |
|  alpha_read_reg_1059 |   32   |
|      i_reg_1047      |   31   |
|  icmp_ln648_reg_1064 |    1   |
|     mul1_reg_1324    |   32   |
|     mul2_reg_1329    |   32   |
|   sub_read_reg_1054  |   32   |
|    tmp_6_reg_1314    |   32   |
|    tmp_7_reg_1319    |   32   |
| trunc_ln648_reg_1068 |    4   |
|  x_10_addr_reg_1124  |    3   |
|  x_11_addr_reg_1129  |    3   |
|  x_12_addr_reg_1134  |    3   |
|  x_13_addr_reg_1139  |    3   |
|  x_14_addr_reg_1144  |    3   |
|  x_15_addr_reg_1149  |    3   |
|   x_1_addr_reg_1079  |    3   |
|   x_2_addr_reg_1084  |    3   |
|   x_3_addr_reg_1089  |    3   |
|   x_4_addr_reg_1094  |    3   |
|   x_5_addr_reg_1099  |    3   |
|   x_6_addr_reg_1104  |    3   |
|   x_7_addr_reg_1109  |    3   |
|   x_8_addr_reg_1114  |    3   |
|   x_9_addr_reg_1119  |    3   |
|    x_addr_reg_1074   |    3   |
|x_hat_10_addr_reg_1284|    3   |
|x_hat_11_addr_reg_1289|    3   |
|x_hat_12_addr_reg_1294|    3   |
|x_hat_13_addr_reg_1299|    3   |
|x_hat_14_addr_reg_1304|    3   |
|x_hat_15_addr_reg_1309|    3   |
| x_hat_1_addr_reg_1239|    3   |
| x_hat_2_addr_reg_1244|    3   |
| x_hat_3_addr_reg_1249|    3   |
| x_hat_4_addr_reg_1254|    3   |
| x_hat_5_addr_reg_1259|    3   |
| x_hat_6_addr_reg_1264|    3   |
| x_hat_7_addr_reg_1269|    3   |
| x_hat_8_addr_reg_1274|    3   |
| x_hat_9_addr_reg_1279|    3   |
|  x_hat_addr_reg_1234 |    3   |
|z_old_10_addr_reg_1204|    3   |
|z_old_11_addr_reg_1209|    3   |
|z_old_12_addr_reg_1214|    3   |
|z_old_13_addr_reg_1219|    3   |
|z_old_14_addr_reg_1224|    3   |
|z_old_15_addr_reg_1229|    3   |
| z_old_1_addr_reg_1159|    3   |
| z_old_2_addr_reg_1164|    3   |
| z_old_3_addr_reg_1169|    3   |
| z_old_4_addr_reg_1174|    3   |
| z_old_5_addr_reg_1179|    3   |
| z_old_6_addr_reg_1184|    3   |
| z_old_7_addr_reg_1189|    3   |
| z_old_8_addr_reg_1194|    3   |
| z_old_9_addr_reg_1199|    3   |
|  z_old_addr_reg_1154 |    3   |
+----------------------+--------+
|         Total        |   404  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_306 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_372 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_384 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_396 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_514 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_526 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_532 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_538 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_544 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_550 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_556 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_562 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_568 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_574 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_580 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_586 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_592 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_598 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_604 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  12.384 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   604  |   560  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   288  |
|  Register |    -   |    -   |   404  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   12   |  1008  |   848  |
+-----------+--------+--------+--------+--------+
