#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct  2 22:32:47 2021
# Process ID: 48924
# Current directory: F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.runs/data_ram_phy_synth_1
# Command line: vivado.exe -log data_ram_phy.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram_phy.tcl
# Log file: F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.runs/data_ram_phy_synth_1/data_ram_phy.vds
# Journal file: F:/design-for-mult-cycle-CPU-in-verilog/multi_cpu_design_phy/multi_cpu_design_phy.runs/data_ram_phy_synth_1\vivado.jou
#-----------------------------------------------------------
source data_ram_phy.tcl -notrace
