HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/BuildNumber.vhd'.||Filterwheel.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'.||Filterwheel.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'.||Filterwheel.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/60||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/61||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244x_types.vhd'.||Filterwheel.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244xaccumulator_types.vhd'.||Filterwheel.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'.||Filterwheel.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/74||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/76||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/117||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/119||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/121||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/123||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/125||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/127||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/131||Filterwheel_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/167||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/169||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/171||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/173||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/175||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/177||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Filterwheel.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/181||Filterwheel_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||Filterwheel.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/218||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/23
Implementation;Synthesis||CG168||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/222||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/223||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/224||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/225||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/226||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/227||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/275||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/277||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/278||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/318||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/320||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Filterwheel.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/321||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/508||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/509||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/510||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/511||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/512||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/513||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/514||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/515||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/516||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/517||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/518||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/519||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/520||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/521||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||Filterwheel.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/522||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/523||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/524||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/525||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/526||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||Filterwheel.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/527||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/528||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/529||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/530||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/531||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/532||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/533||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Filterwheel.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/534||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Filterwheel.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/535||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Filterwheel.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/536||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Filterwheel.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/537||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Filterwheel.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/538||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/548||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/549||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/550||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/551||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Filterwheel.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/552||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||Filterwheel.srr(567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/567||Filterwheel.v(242);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel/Filterwheel.v'/linenumber/242
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Filterwheel.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/581||Filterwheel_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/588||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/589||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/590||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Filterwheel.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/591||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Filterwheel.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/592||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Filterwheel.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/599||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Filterwheel.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/606||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Filterwheel.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/613||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Filterwheel.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/620||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Filterwheel.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/630||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Filterwheel.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/631||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Filterwheel.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/632||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Filterwheel.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/633||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Filterwheel.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/634||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Filterwheel.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/635||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Filterwheel.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/636||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Filterwheel.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/637||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Filterwheel.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/638||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Filterwheel.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/639||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Filterwheel.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/640||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Filterwheel.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/641||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Filterwheel.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/642||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Filterwheel.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/643||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Filterwheel.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/644||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Filterwheel.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/645||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Filterwheel.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/646||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Filterwheel.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/647||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Filterwheel.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/648||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Filterwheel.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/649||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Filterwheel.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/650||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Filterwheel.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/651||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Filterwheel.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/652||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Filterwheel.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/653||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Filterwheel.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/654||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Filterwheel.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/655||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Filterwheel.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/656||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Filterwheel.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/657||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Filterwheel.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/658||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Filterwheel.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/659||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Filterwheel.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/660||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Filterwheel.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/661||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Filterwheel.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/662||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Filterwheel.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/665||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Filterwheel.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/667||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Filterwheel.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/669||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Filterwheel.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/671||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Filterwheel.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/673||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Filterwheel.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/675||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Filterwheel.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/677||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Filterwheel.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/679||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Filterwheel.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/681||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Filterwheel.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/683||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Filterwheel.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/685||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Filterwheel.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/687||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Filterwheel.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/689||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Filterwheel.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/691||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Filterwheel.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/693||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Filterwheel.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/695||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Filterwheel.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/697||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Filterwheel.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/699||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Filterwheel.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/701||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Filterwheel.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/703||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Filterwheel.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/705||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||Filterwheel.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/707||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||Filterwheel.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/708||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||Filterwheel.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/709||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||Filterwheel.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/710||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||Filterwheel.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/711||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||Filterwheel.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/712||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||Filterwheel.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/713||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||Filterwheel.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/714||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||Filterwheel.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/717||coreahblite_matrix4x16.v(51);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||Filterwheel.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/718||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||Filterwheel.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/719||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Filterwheel.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/720||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Filterwheel.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/721||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||Filterwheel.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/722||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Filterwheel.srr(723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/723||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||Filterwheel.srr(724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/724||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||Filterwheel.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/725||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||Filterwheel.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/726||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||Filterwheel.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/727||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||Filterwheel.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/728||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||Filterwheel.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/729||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||Filterwheel.srr(730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/730||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||Filterwheel.srr(731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/731||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||Filterwheel.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/732||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||Filterwheel.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/733||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||Filterwheel.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/734||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||Filterwheel.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/735||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||Filterwheel.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/736||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||Filterwheel.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/737||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||Filterwheel.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/738||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||Filterwheel.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/739||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||Filterwheel.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/740||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||Filterwheel.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/741||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||Filterwheel.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/742||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||Filterwheel.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/743||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||Filterwheel.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/744||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||Filterwheel.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/745||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||Filterwheel.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/746||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||Filterwheel.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/747||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||Filterwheel.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/748||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||Filterwheel.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/749||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||Filterwheel.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/750||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||Filterwheel.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/751||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||Filterwheel.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/752||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||Filterwheel.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/753||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||Filterwheel.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/754||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||Filterwheel.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/755||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||Filterwheel.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/756||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||Filterwheel.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/757||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||Filterwheel.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/758||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||Filterwheel.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/759||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||Filterwheel.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/760||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||Filterwheel.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/761||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||Filterwheel.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/762||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||Filterwheel.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/763||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||Filterwheel.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/764||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||Filterwheel.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/765||coreahblite_matrix4x16.v(249);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/249
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||Filterwheel.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/766||coreahblite_matrix4x16.v(250);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/250
Implementation;Synthesis||CL159||@N: Input HRESP_S16 is unused.||Filterwheel.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/767||coreahblite_matrix4x16.v(251);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/251
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||Filterwheel.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/772||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||Filterwheel.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/793||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||Filterwheel.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/794||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||Filterwheel.srr(795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/795||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||Filterwheel.srr(796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/796||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Filterwheel.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/797||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Filterwheel.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/798||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Filterwheel.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/799||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Filterwheel.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/806||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Filterwheel.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/807||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/BuildNumber.vhd'.||Filterwheel.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/846||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||Filterwheel.srr(847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/847||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||Filterwheel.srr(848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/848||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||Filterwheel.srr(849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/849||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'.||Filterwheel.srr(850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/850||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'.||Filterwheel.srr(851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/851||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||Filterwheel.srr(852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/852||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||Filterwheel.srr(853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/853||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Filterwheel.srr(854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/854||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||Filterwheel.srr(855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/855||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||Filterwheel.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/856||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||Filterwheel.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/857||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.||Filterwheel.srr(858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/858||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||Filterwheel.srr(859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/859||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244x_types.vhd'.||Filterwheel.srr(860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/860||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||Filterwheel.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/861||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||Filterwheel.srr(862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/862||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||Filterwheel.srr(863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/863||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||Filterwheel.srr(864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/864||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.||Filterwheel.srr(865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/865||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244xaccumulator_types.vhd'.||Filterwheel.srr(866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/866||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'.||Filterwheel.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/867||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Filterwheel.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/869||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||Filterwheel.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/870||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD638||@W:Signal monitoradcsample.sample is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/871||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CD638||@W:Signal monitoradcsample.numaccums is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/872||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/873||Main.vhd(892);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/892
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/874||Main.vhd(905);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/905
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/875||Main.vhd(911);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/911
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/876||Main.vhd(924);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/924
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/877||Main.vhd(930);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/930
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/878||Main.vhd(943);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/943
Implementation;Synthesis||CD638||@W:Signal pps_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/879||Main.vhd(947);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/947
Implementation;Synthesis||CD638||@W:Signal ppsdetected is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/880||Main.vhd(949);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/949
Implementation;Synthesis||CD638||@W:Signal clkdacreadback is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/881||Main.vhd(954);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/954
Implementation;Synthesis||CD638||@W:Signal ncsclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/882||Main.vhd(955);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/955
Implementation;Synthesis||CD638||@W:Signal sckclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/883||Main.vhd(956);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/956
Implementation;Synthesis||CD638||@W:Signal mosiclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/884||Main.vhd(957);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/957
Implementation;Synthesis||CD638||@W:Signal misoclk_i is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/885||Main.vhd(958);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/958
Implementation;Synthesis||CD638||@W:Signal posledsena is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/886||Main.vhd(979);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/979
Implementation;Synthesis||CD638||@W:Signal posledsenb is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/887||Main.vhd(990);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/990
Implementation;Synthesis||CD638||@W:Signal shootthruixnae is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/888||Main.vhd(1037);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1037
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.||Filterwheel.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/889||FourWireStepperMotorDriver.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.||Filterwheel.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/890||FourWireStepperMotor.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/898||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/905||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||Filterwheel.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/909||UartTxFifoExtClk.vhd(9);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/9
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||Filterwheel.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/910||UartTxFifoExtClk.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/96
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Filterwheel.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/911||UartTxFifoExtClk.vhd(242);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/242
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||Filterwheel.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/912||IBufP2.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||Filterwheel.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/916||UartTx.vhd(6);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||Filterwheel.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/922||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||Filterwheel.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/923||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||Filterwheel.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/926||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||Filterwheel.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/936||UartRxFifoExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||Filterwheel.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/937||UartRxExtClk.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||Filterwheel.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/938||UartRxRaw.vhd(8);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||Filterwheel.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/951||IBufP3.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Filterwheel.srr(955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/955||ClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||Filterwheel.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/959||VariableClockDivider.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||Filterwheel.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/963||RegisterSpace.vhd(12);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.iobufp2ports.iobufp2.||Filterwheel.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/995||IOBufP1.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'/linenumber/13
Implementation;Synthesis||CD638||@W:Signal temp1 is undriven. Either assign the signal a value or remove the signal declaration.||Filterwheel.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/996||IOBufP1.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IOBufP1.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||Filterwheel.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1000||IBufP1.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Filterwheel.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1004||OneShot.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||Filterwheel.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1008||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL252||@W:Bit 0 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1014||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 1 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1015||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 2 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1016||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 3 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1017||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 4 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1018||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 5 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1019||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 6 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1020||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 7 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1021||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 8 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1022||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 9 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1023||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 10 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1024||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 11 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1025||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 12 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1026||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 13 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1027||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 14 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1028||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 15 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1029||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 16 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1030||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 17 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1031||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 18 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1032||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 19 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1033||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 20 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1034||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 21 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1035||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 22 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1036||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 23 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1037||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 24 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1038||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 25 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1039||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 26 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1040||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 27 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1041||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 28 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1042||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 29 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1043||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 30 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1044||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 31 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1045||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 32 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1046||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 33 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1047||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 34 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1048||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 35 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1049||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 36 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1050||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 37 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1051||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 38 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1052||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 39 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1053||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 40 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1054||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 41 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1055||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 42 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1056||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 43 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1057||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 44 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1058||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 45 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1059||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 46 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1060||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 47 of signal MonitorAdcSample.Sample is floating -- simulation mismatch possible.||Filterwheel.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1061||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 0 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1062||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 1 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1063||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 2 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1064||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 3 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1065||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 4 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1066||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 5 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1067||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 6 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1068||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 7 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1069||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 8 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1070||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 9 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1071||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 10 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1072||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 11 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1073||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 12 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1074||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 13 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1075||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 14 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1076||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL252||@W:Bit 15 of signal MonitorAdcSample.NumAccums is floating -- simulation mismatch possible.||Filterwheel.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1077||Main.vhd(879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/879
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1078||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1079||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1080||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1081||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1082||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1083||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1084||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1085||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1086||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1087||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1088||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1089||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1090||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1091||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1092||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1093||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1094||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1095||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1096||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1097||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1098||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1099||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1100||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1101||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1102||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1103||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1104||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1105||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1106||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1107||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1108||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1109||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1110||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1111||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1112||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1113||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1114||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1115||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1116||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1117||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1118||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1119||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1120||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1121||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1122||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1123||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1124||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1125||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1126||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1127||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1128||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1129||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1130||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1131||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1132||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1133||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1134||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1135||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1136||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1137||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1138||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1139||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1140||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1141||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 0 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1142||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 1 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1143||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 2 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1144||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 3 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1145||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 4 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1146||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 5 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1147||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 6 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1148||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 7 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1149||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 8 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1150||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 9 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1151||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 10 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1152||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 11 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1153||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 12 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1154||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 13 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1155||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 14 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1156||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL245||@W:Bit 15 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Filterwheel.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1157||Main.vhd(1138);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1138
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||Filterwheel.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1170||VariableClockDivider.vhd(22);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/22
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||Filterwheel.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1175||IBufP3.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/31
Implementation;Synthesis||CL159||@N: Input clk is unused.||Filterwheel.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1180||UartRxExtClk.vhd(13);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/13
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1347||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1348||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1349||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1350||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1351||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1352||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1353||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1354||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1355||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1356||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1357||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1358||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1359||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1360||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1361||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1362||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1363||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1364||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1365||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1366||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1367||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1368||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1369||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1370||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1371||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1372||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||Filterwheel.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1373||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RegisterSpace.DataOut[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1374||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||Filterwheel.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1375||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||Filterwheel.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1376||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||Filterwheel.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1377||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||Filterwheel.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1378||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||Filterwheel.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1379||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||Filterwheel.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1380||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1381||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart2TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1382||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||FX1171||@N: Found instance Main_0.RS422_Rx2.Uart.Uart.samplecnt[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1383||UartRxRaw.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/37
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1384||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1385||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1386||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1387||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||Filterwheel.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1388||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1389||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.we_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1390||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.re_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1391||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1392||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx2.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1393||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Tx2.UartTxUart.LastGo is being ignored due to limitations in architecture. ||Filterwheel.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1394||UartTx.vhd(26);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/26
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Tx2.CurrentState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1395||UartTxFifoExtClk.vhd(178);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Tx2.NextState[1:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1396||UartTxFifoExtClk.vhd(178);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1397||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1398||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[23:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1399||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. ||Filterwheel.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1400||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1401||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1402||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorBPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1403||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1171||@N: Found instance Main_0.StepperMotor.StepperMotor.MotorAPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1404||FourWireStepperMotor.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1405||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1406||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1407||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1408||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1409||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1410||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1411||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1412||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1413||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1414||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1415||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1416||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1417||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1418||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1419||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1420||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1421||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1422||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1423||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1424||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1425||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1426||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1427||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1428||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1429||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1430||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1431||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1432||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1433||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1434||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1435||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1436||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseB[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1437||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseA[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1438||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1439||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1440||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1441||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1442||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1443||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1444||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1445||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1446||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1447||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1448||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1449||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1450||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1451||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1452||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1453||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1454||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosSenseA[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1455||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PosSenseB[3:0] is being ignored due to limitations in architecture. ||Filterwheel.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1456||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseHomeB is being ignored due to limitations in architecture. ||Filterwheel.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1457||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseHomeA is being ignored due to limitations in architecture. ||Filterwheel.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1458||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit2B is being ignored due to limitations in architecture. ||Filterwheel.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1459||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit2A is being ignored due to limitations in architecture. ||Filterwheel.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1460||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit1B is being ignored due to limitations in architecture. ||Filterwheel.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1461||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit1A is being ignored due to limitations in architecture. ||Filterwheel.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1462||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit0B is being ignored due to limitations in architecture. ||Filterwheel.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1463||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.LastPosSenseBit0A is being ignored due to limitations in architecture. ||Filterwheel.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1464||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1465||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1466||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1467||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1468||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1469||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1470||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1471||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1472||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1473||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1474||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1475||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1476||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1477||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1478||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1479||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1480||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1481||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1482||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1483||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1484||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1485||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1486||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1487||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1488||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1489||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1490||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1491||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1492||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1493||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1494||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1495||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX1171||@N: Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Filterwheel.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1496||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1503||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1504||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1505||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1506||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1507||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1508||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1509||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1510||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1511||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1512||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1513||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1514||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1515||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1516||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1517||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1518||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1519||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1520||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1521||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1522||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.||Filterwheel.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1529||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.||Filterwheel.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1530||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1531||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.||Filterwheel.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1532||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.||Filterwheel.srr(1533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1533||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1534||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1535||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1536||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1537||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1538||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1539||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1540||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1541||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||Filterwheel.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1542||UartTxFifoExtClk.vhd(165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/165
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||Filterwheel.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1543||UartTxFifoExtClk.vhd(165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/165
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||Filterwheel.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1544||UartTxFifoExtClk.vhd(165);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/165
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1545||Main.vhd(1066);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1066
Implementation;Synthesis||BN115||@N: Removing instance IBufOE (in view: work.Main(architecture_main)) because it does not drive other instances.||Filterwheel.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1546||Main.vhd(1090);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1090
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1547||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1548||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1549||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1550||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1551||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1552||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1553||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1554||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1555||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1556||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1557||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1558||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1559||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||Filterwheel.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1560||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1561||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1562||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1563||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1564||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1565||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1566||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1567||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Filterwheel.srr(1568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1568||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1569||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1570||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1571||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1572||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1573||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1574||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1575||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1576||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Filterwheel.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1577||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1578||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1579||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Filterwheel.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1580||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Filterwheel.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1581||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist Filterwheel ||Filterwheel.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1582||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 1455 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1644||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1645||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1646||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1647||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1648||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1649||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1650||ClockDivider.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 108 sequential elements including Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1651||coreahblite_defaultslavesm.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v'/linenumber/64
Implementation;Synthesis||MT530||@W:Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||Filterwheel.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1652||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Filterwheel.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1654||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1746||Filterwheel_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1747||Filterwheel_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1748||Filterwheel_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1749||Filterwheel_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Filterwheel.srr(1750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1750||Filterwheel_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1751||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1752||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1753||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1754||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing user instance Main_0.RegisterSpace.WriteClkDac_5 because it is equivalent to instance Main_0.RegisterSpace.PPSCountReset_5. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1759||RegisterSpace.vhd(786);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/786
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1760||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1761||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1762||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteAck (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1763||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadAck (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Filterwheel.srr(1764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1764||RegisterSpace.vhd(315);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/RegisterSpace.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Filterwheel_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1768||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Filterwheel_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1769||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[2] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1788||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1789||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1790||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO129||@W:Sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] is reduced to a combinational gate by constant propagation.||Filterwheel.srr(1791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1791||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[9] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1792||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[5] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1793||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[1] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Filterwheel.srr(1794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1794||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1795||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[4] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1796||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[7] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1797||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[8] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1798||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[11] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1799||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[12] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1800||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_layer0_0(verilog)) because it does not drive other instances.||Filterwheel.srr(1801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1801||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1811||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1812||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||Filterwheel.srr(1813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1813||VariableClockDivider.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/40
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  ||Filterwheel.srr(1814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1814||FourWireStepperMotorDriver.vhd(108);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/108
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[23:0] ||Filterwheel.srr(1815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1815||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||Filterwheel.srr(1816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1816||OneShot.vhd(41);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/41
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))||Filterwheel.srr(1817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1817||FourWireStepperMotorDriver.vhd(118);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'/linenumber/118
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[0] because it is equivalent to instance Main_0.LastPosSenseHomeA. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1818||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[1] because it is equivalent to instance Main_0.LastPosSenseBit0A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1819||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[2] because it is equivalent to instance Main_0.LastPosSenseBit1A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1820||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseA[3] because it is equivalent to instance Main_0.LastPosSenseBit2A. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1821||Main.vhd(1909);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/1909
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[0] because it is equivalent to instance Main_0.LastPosSenseHomeB. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1822||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[1] because it is equivalent to instance Main_0.LastPosSenseBit0B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1823||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[2] because it is equivalent to instance Main_0.LastPosSenseBit1B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1824||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN132||@W:Removing instance Main_0.PosSenseB[3] because it is equivalent to instance Main_0.LastPosSenseBit2B. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1825||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1827||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1828||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1829||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1830||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1832||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_0(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1834||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1835||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1836||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1838||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1839||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1840||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1841||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1843||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_2(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1845||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1846||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1847||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1849||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1850||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1851||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1852||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Filterwheel.srr(1854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1854||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_4(rtl) instance counter_r[10:0]  ||Filterwheel.srr(1856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1856||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance waddr_r[9:0] ||Filterwheel.srr(1857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1857||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance raddr_r[9:0] ||Filterwheel.srr(1858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1858||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1862||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[6] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1863||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1864);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1864||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1865||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1866||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1868||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[12] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1870||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1872||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1874||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1876||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1878||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1880||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1882||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1884||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1886||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1888||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1890||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1892||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1894||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1896||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1898||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1900||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[0] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1906||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[1] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1907||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[2] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1908||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[3] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1909||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[4] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1910||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[5] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1911||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[6] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1912||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[7] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1913||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[8] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1914||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[9] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1915||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[10] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1916||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[11] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1917||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[12] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1918||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[13] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1919||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[14] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1920||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.PosDet7BOffStep[15] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1921||Main.vhd(973);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/Filterwheel/fpga/Main.vhd'/linenumber/973
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif2_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1934||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif1_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1936||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif0_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1938||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1940||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1942||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1944||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1946||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1948||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1950||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1951||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1952||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1953||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1954||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1955||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1956||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1957||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1958||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1959||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1960||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.ddr_settled (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1961||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.release_sdif3_core (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1963||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1965||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1966||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1967||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1968||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1969||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1970||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1971||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1972||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[5] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1973||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[4] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1974||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[3] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1975||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[2] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1976||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[1] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1977||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sm0_state[0] (in view: work.Filterwheel(verilog)) because it does not drive other instances.||Filterwheel.srr(1978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1978||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.7.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.7.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1979||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.5.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.5.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1980||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.3.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.3.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1981||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance Main_0.GenRamAddrBus.1.IBUF_RamAddr_i.O_rep because it is equivalent to instance Main_0.GenRamAddrBus.1.IBUF_RamAddr_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.||Filterwheel.srr(1982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1982||IBufP1.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/39
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_208 ||Filterwheel.srr(1992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1992||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_209 ||Filterwheel.srr(1993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1993||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_210 ||Filterwheel.srr(1994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1994||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_211 ||Filterwheel.srr(1995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1995||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_212 ||Filterwheel.srr(1996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1996||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_213 ||Filterwheel.srr(1997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1997||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_214 ||Filterwheel.srr(1998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1998||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_215 ||Filterwheel.srr(1999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/1999||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_216 ||Filterwheel.srr(2000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2000||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_217 ||Filterwheel.srr(2001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2001||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_218 ||Filterwheel.srr(2002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2002||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_219 ||Filterwheel.srr(2003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2003||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_220 ||Filterwheel.srr(2004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2004||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed||Filterwheel.srr(2016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2016||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2033||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2034||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2035||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2036||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2037||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2038||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2039||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Filterwheel.srr(2040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2040||null;null
Implementation;Synthesis||BW150||@W:Clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||Filterwheel.srr(2041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2041||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||Filterwheel.srr(2052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2052||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_1.||Filterwheel.srr(2053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2053||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_1.||Filterwheel.srr(2054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2054||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i_0.||Filterwheel.srr(2055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2055||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_0.||Filterwheel.srr(2056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2056||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i.||Filterwheel.srr(2057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2057||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.||Filterwheel.srr(2058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2058||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.CCC_0.GL0_net.||Filterwheel.srr(2059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/Filterwheel.srr'/linenumber/2059||null;null
Implementation;Place and Route;RootName:Filterwheel
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Warning(s) , 5 Info(s)||Filterwheel_layout_log.log;liberoaction://open_report/file/Filterwheel_layout_log.log||(null);(null)
