# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2878 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2879 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2880 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2881 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2882 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2883 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2884 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2885 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2886 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2887 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2888 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2889 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2890 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2891 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2892 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2893 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2894 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2895 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2896 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2897 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2898 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2899 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2900 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2901 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2902 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2903 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2904 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2905 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2906 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2907 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2908 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2909 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2910 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2911 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2912 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2913 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2914 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2915 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2916 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2917 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2918 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2919 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2920 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2921 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2922 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2923 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2924 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2925 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2926 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2927 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2928 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2929 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2930 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2931 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2932 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2933 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2934 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2935 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2936 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2937 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2938 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2939 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2940 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2941 \
    name p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63 \
    op interface \
    ports { p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_address0 { O 10 vector } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_ce0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_we0 { O 1 bit } p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2876 \
    name gmem1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem1 \
    op interface \
    ports { m_axi_gmem1_AWVALID { O 1 bit } m_axi_gmem1_AWREADY { I 1 bit } m_axi_gmem1_AWADDR { O 64 vector } m_axi_gmem1_AWID { O 1 vector } m_axi_gmem1_AWLEN { O 32 vector } m_axi_gmem1_AWSIZE { O 3 vector } m_axi_gmem1_AWBURST { O 2 vector } m_axi_gmem1_AWLOCK { O 2 vector } m_axi_gmem1_AWCACHE { O 4 vector } m_axi_gmem1_AWPROT { O 3 vector } m_axi_gmem1_AWQOS { O 4 vector } m_axi_gmem1_AWREGION { O 4 vector } m_axi_gmem1_AWUSER { O 1 vector } m_axi_gmem1_WVALID { O 1 bit } m_axi_gmem1_WREADY { I 1 bit } m_axi_gmem1_WDATA { O 16 vector } m_axi_gmem1_WSTRB { O 2 vector } m_axi_gmem1_WLAST { O 1 bit } m_axi_gmem1_WID { O 1 vector } m_axi_gmem1_WUSER { O 1 vector } m_axi_gmem1_ARVALID { O 1 bit } m_axi_gmem1_ARREADY { I 1 bit } m_axi_gmem1_ARADDR { O 64 vector } m_axi_gmem1_ARID { O 1 vector } m_axi_gmem1_ARLEN { O 32 vector } m_axi_gmem1_ARSIZE { O 3 vector } m_axi_gmem1_ARBURST { O 2 vector } m_axi_gmem1_ARLOCK { O 2 vector } m_axi_gmem1_ARCACHE { O 4 vector } m_axi_gmem1_ARPROT { O 3 vector } m_axi_gmem1_ARQOS { O 4 vector } m_axi_gmem1_ARREGION { O 4 vector } m_axi_gmem1_ARUSER { O 1 vector } m_axi_gmem1_RVALID { I 1 bit } m_axi_gmem1_RREADY { O 1 bit } m_axi_gmem1_RDATA { I 16 vector } m_axi_gmem1_RLAST { I 1 bit } m_axi_gmem1_RID { I 1 vector } m_axi_gmem1_RFIFONUM { I 10 vector } m_axi_gmem1_RUSER { I 1 vector } m_axi_gmem1_RRESP { I 2 vector } m_axi_gmem1_BVALID { I 1 bit } m_axi_gmem1_BREADY { O 1 bit } m_axi_gmem1_BRESP { I 2 vector } m_axi_gmem1_BID { I 1 vector } m_axi_gmem1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2877 \
    name sext_ln663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln663 \
    op interface \
    ports { sext_ln663 { I 63 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


