# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPI Master V1.srcs/sim_1/new/test_SPI_Master_VHDL.vhd" \

# Do not sort compile order
nosort
