# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Compilator.srcs/sources_1/new/gestionAlea.vhd" \
"../../../../Compilator.srcs/sim_1/new/test_gestionAlea.vhd" \

# Do not sort compile order
nosort
