 ```verilog
always @(posedge clk or negedge areset) begin
    if (!areset)
        q <= 8'b0;
    else
        q <= d;
end