/*<RBHead>
 ************************************************************************* 
 *                                                                       * 
 *                      ROBERT BOSCH GMBH                                * 
 *                          STUTTGART                                    * 
 *                                                                       * 
 *          Alle Rechte vorbehalten - All rights reserved                * 
 *                                                                       * 
 ************************************************************************* 
																		    
 ************************************************************************* 
 *    Administrative Information (automatically filled in by eASEE)      * 
 ************************************************************************* 
 *	
 * $Filename__:port_1782.h$ 
 * 
 * $Author____:JWI2SI$ 
 * 
 * $Function__:This version is created by migration tool$ 
 * 
 ************************************************************************* 
 * $Domain____:SDOM$ 
 * $User______:AWL2SI$ 
 * $Date______:15.12.2009$ 
 * $Class_____:SWHDR$ 
 * $Name______:port_1782$ 
 * $Variant___:1.11.0$ 
 * $Revision__:1$ 
 * $Type______:H$ 
 * $State_____:AVAILABLE$ 
 * $Generated_:$ 
 ************************************************************************* 
 * 
 * $UniqueName:$ 
 * $Component_:$ 
 * 
 * 
 ************************************************************************* 
 * List Of Changes 
 * 
 * $History
 * 
 * 1.11.0; 1     15.12.2009 AWL2SI
 *   .
 * 
 * 1.11.0; 0     24.11.2009 JWI2SI
 *   Initial import from Clearcase 
 *      File name: port_1782.h
 *      Version: \main\basis\b_CORE\2
 * 
 * $ 
 * 
 ************************************************************************* 
 </RBHead>*/

#ifndef _PORT_1782_H
#define _PORT_1782_H


/**
 ***************************************************************************************************
 * \moduledescription
 *              Register definitions for all parallel ports on TC1782
 *
 * \scope           INTERN
 ***************************************************************************************************
*/
#include "p0_1782.h"
#include "p1_1782.h"
#include "p2_1782.h"
#include "p3_1782.h"
#include "p4_1782.h"
#include "p5_1782.h"
#include "p6_1782.h"
#include "p7_1782.h"
#include "p8_1782.h"
#include "p9_1782.h"
#include "p10_1782.h"

#endif
