#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
	VCLK_VDD_MIF = DFS_VCLK_TYPE,
	VCLK_VDD_CAM,
	VCLK_VDD_CPUCL0,
	VCLK_VDDI,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_MUX_CLK_APM_I3C_PMIC = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_CLKCMU_APM_BUS,
	VCLK_MUX_BUSC_CMUREF,
	VCLK_CLKCMU_CMU_BOOST,
	VCLK_MUX_CLK_CHUB_TIMER_FCLK,
	VCLK_MUX_CLK_CMGP_ADC,
	VCLK_CLKCMU_CMGP_BUS,
	VCLK_MUX_CMU_CMUREF,
	VCLK_MUX_CORE_CMUREF,
	VCLK_MUX_CPUCL0_CMUREF,
	VCLK_MUX_CPUCL1_CMUREF,
	VCLK_MUX_MIF_CMUREF,
	VCLK_MUX_CLKCMU_PERI_MMC_CARD,
	VCLK_MUX_CLKCMU_USB_USBDP_DEBUG,
	VCLK_CLKCMU_USB_DPGTC,
	VCLK_DIV_CLK_APM_DBGCORE_UART,
	VCLK_DIV_CLK_AUD_CPU_PCLKDBG,
	VCLK_DIV_CLK_AUD_MCLK,
	VCLK_DIV_CLK_CHUB_USI0,
	VCLK_CLKCMU_CHUB_BUS,
	VCLK_DIV_CLK_CHUB_USI1,
	VCLK_DIV_CLK_CHUB_USI2,
	VCLK_DIV_CLK_CHUB_I2C,
	VCLK_DIV_CLK_USI_CMGP1,
	VCLK_DIV_CLK_USI_CMGP0,
	VCLK_DIV_CLK_USI_CMGP2,
	VCLK_DIV_CLK_USI_CMGP3,
	VCLK_DIV_CLK_I2C_CMGP,
	VCLK_DIV_CLK_I3C_CMGP,
	VCLK_CLKCMU_HPM,
	VCLK_CLKCMU_CIS_CLK0,
	VCLK_CLKCMU_CIS_CLK1,
	VCLK_CLKCMU_CIS_CLK2,
	VCLK_CLKCMU_CIS_CLK3,
	VCLK_CLKCMU_CIS_CLK4,
	VCLK_DIV_CLK_CPUCL0_CMUREF,
	VCLK_DIV_CLK_CLUSTER0_ATCLK,
	VCLK_DIV_CLK_CPUCL1_CMUREF,
	VCLK_DIV_CLK_DSP1_BUSP,
	VCLK_DIV_CLK_NPU1_BUSP,
	VCLK_DIV_CLK_PERI_USI00_USI,
	VCLK_CLKCMU_PERI_IP,
	VCLK_DIV_CLK_PERI_USI01_USI,
	VCLK_DIV_CLK_PERI_USI02_USI,
	VCLK_DIV_CLK_PERI_USI03_USI,
	VCLK_DIV_CLK_PERI_USI04_USI,
	VCLK_DIV_CLK_PERI_USI05_USI,
	VCLK_DIV_CLK_PERI_UART_DBG,
	VCLK_DIV_CLK_PERI_SPI_OIS,
	VCLK_MUX_CLKCMU_AP2GNSS,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_BLK_CMU = (MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_BLK_CPUCL1,
	VCLK_BLK_S2D,
	VCLK_BLK_APM,
	VCLK_BLK_CHUB,
	VCLK_BLK_CMGP,
	VCLK_BLK_CORE,
	VCLK_BLK_CPUCL0,
	VCLK_BLK_G3D,
	VCLK_BLK_VTS,
	VCLK_BLK_AUD,
	VCLK_BLK_BUSC,
	VCLK_BLK_CSIS,
	VCLK_BLK_DNC,
	VCLK_BLK_DNS,
	VCLK_BLK_DPU,
	VCLK_BLK_DSP,
	VCLK_BLK_G2D,
	VCLK_BLK_IPP,
	VCLK_BLK_ITP,
	VCLK_BLK_MCSC,
	VCLK_BLK_MFC,
	VCLK_BLK_NPU,
	VCLK_BLK_PERI,
	VCLK_BLK_SSP,
	VCLK_BLK_TNR,
	VCLK_BLK_VRA,
	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_IP_LHS_AXI_D_APM = (MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_IP_LHM_AXI_P_APM,
	VCLK_IP_WDT_APM,
	VCLK_IP_SYSREG_APM,
	VCLK_IP_MAILBOX_APM_AP,
	VCLK_IP_APBIF_PMU_ALIVE,
	VCLK_IP_INTMEM,
	VCLK_IP_LHS_AXI_G_SCAN2DRAM,
	VCLK_IP_PMU_INTR_GEN,
	VCLK_IP_XIU_DP_APM,
	VCLK_IP_APM_CMU_APM,
	VCLK_IP_GREBEINTEGRATION,
	VCLK_IP_APBIF_GPIO_ALIVE,
	VCLK_IP_APBIF_TOP_RTC,
	VCLK_IP_SS_DBGCORE,
	VCLK_IP_DTZPC_APM,
	VCLK_IP_LHM_AXI_C_VTS,
	VCLK_IP_MAILBOX_APM_VTS,
	VCLK_IP_MAILBOX_AP_DBGCORE,
	VCLK_IP_LHS_AXI_LP_VTS,
	VCLK_IP_LHS_AXI_G_DBGCORE,
	VCLK_IP_APBIF_RTC,
	VCLK_IP_LHS_AXI_C_CMGP,
	VCLK_IP_VGEN_LITE_APM,
	VCLK_IP_DBGCORE_UART,
	VCLK_IP_ROM_CRC32_HOST,
	VCLK_IP_LHM_AXI_C_GNSS,
	VCLK_IP_LHM_AXI_C_MODEM,
	VCLK_IP_LHM_AXI_C_CHUB,
	VCLK_IP_LHM_AXI_C_WLBT,
	VCLK_IP_LHS_AXI_LP_CHUB,
	VCLK_IP_MAILBOX_APM_CHUB,
	VCLK_IP_MAILBOX_WLBT_CHUB,
	VCLK_IP_MAILBOX_WLBT_ABOX,
	VCLK_IP_MAILBOX_AP_WLBT,
	VCLK_IP_MAILBOX_APM_WLBT,
	VCLK_IP_MAILBOX_GNSS_WLBT,
	VCLK_IP_MAILBOX_GNSS_CHUB,
	VCLK_IP_MAILBOX_AP_GNSS,
	VCLK_IP_MAILBOX_APM_GNSS,
	VCLK_IP_MAILBOX_CP_GNSS,
	VCLK_IP_MAILBOX_CP_WLBT,
	VCLK_IP_MAILBOX_CP_CHUB,
	VCLK_IP_MAILBOX_AP_CP_S,
	VCLK_IP_MAILBOX_AP_CP,
	VCLK_IP_MAILBOX_APM_CP,
	VCLK_IP_MAILBOX_VTS_CHUB,
	VCLK_IP_MAILBOX_AP_CHUB,
	VCLK_IP_I3C_APM_PMIC,
	VCLK_IP_RFMSPEEDY_APM,
	VCLK_IP_SYSREG_VGPIO2AP,
	VCLK_IP_SYSREG_VGPIO2APM,
	VCLK_IP_SYSREG_VGPIO2PMU,
	VCLK_IP_APBIF_CHUB_RTC,
	VCLK_IP_AUD_CMU_AUD,
	VCLK_IP_LHS_AXI_D_AUD,
	VCLK_IP_PPMU_AUD,
	VCLK_IP_SYSREG_AUD,
	VCLK_IP_ABOX,
	VCLK_IP_LHM_AXI_P_AUD,
	VCLK_IP_PERI_AXI_ASB,
	VCLK_IP_WDT_AUD,
	VCLK_IP_SYSMMU_AUD,
	VCLK_IP_AD_APB_SYSMMU_AUD,
	VCLK_IP_AD_APB_SYSMMU_AUD_S,
	VCLK_IP_VGEN_LITE_AUD,
	VCLK_IP_AD_APB_SYSMMU_AUD_NS1,
	VCLK_IP_DFTMUX_AUD,
	VCLK_IP_MAILBOX_AUD0,
	VCLK_IP_MAILBOX_AUD1,
	VCLK_IP_D_TZPC_AUD,
	VCLK_IP_BUSC_CMU_BUSC,
	VCLK_IP_AD_APB_PDMA,
	VCLK_IP_XIU_P_BUSC,
	VCLK_IP_XIU_D_BUSC,
	VCLK_IP_LHM_ACEL_D0_DNC,
	VCLK_IP_LHM_ACEL_D0_G2D,
	VCLK_IP_LHM_ACEL_D1_DNC,
	VCLK_IP_LHM_ACEL_D1_G2D,
	VCLK_IP_LHM_ACEL_D2_DNC,
	VCLK_IP_LHM_ACEL_D_PERI,
	VCLK_IP_LHM_ACEL_D_USB,
	VCLK_IP_LHM_AXI_D0_MFC,
	VCLK_IP_LHM_AXI_D_APM,
	VCLK_IP_LHM_AXI_D_CHUB,
	VCLK_IP_LHM_AXI_D_SSP,
	VCLK_IP_LHM_AXI_D0_TNR,
	VCLK_IP_LHM_AXI_D_VTS,
	VCLK_IP_PDMA_BUSC,
	VCLK_IP_SPDMA_BUSC,
	VCLK_IP_SYSMMU_AXI_D_BUSC,
	VCLK_IP_SYSREG_BUSC,
	VCLK_IP_TREX_D_BUSC,
	VCLK_IP_VGEN_PDMA,
	VCLK_IP_LHM_AXI_D1_MFC,
	VCLK_IP_LHM_AXI_P_BUSC,
	VCLK_IP_D_TZPC_BUSC,
	VCLK_IP_LHM_AXI_D1_TNR,
	VCLK_IP_APBIF_GPIO_CHUB,
	VCLK_IP_APBIF_CHUB_COMBINE_WAKEUP_SRC,
	VCLK_IP_CHUB_CMU_CHUB,
	VCLK_IP_XIU_DP_CHUB,
	VCLK_IP_BAAW_D_CHUB,
	VCLK_IP_BAAW_P_APM_CHUB,
	VCLK_IP_CM4_CHUB,
	VCLK_IP_LHM_AXI_LP_CHUB,
	VCLK_IP_LHM_AXI_P_CHUB,
	VCLK_IP_LHS_AXI_D_CHUB,
	VCLK_IP_LHS_AXI_C_CHUB,
	VCLK_IP_PDMA_CHUB,
	VCLK_IP_PWM_CHUB,
	VCLK_IP_SWEEPER_D_CHUB,
	VCLK_IP_SYSREG_CHUB,
	VCLK_IP_TIMER_CHUB,
	VCLK_IP_WDT_CHUB,
	VCLK_IP_BPS_AXI_LP_CHUB,
	VCLK_IP_BPS_AXI_P_CHUB,
	VCLK_IP_D_TZPC_CHUB,
	VCLK_IP_I2C_CHUB0,
	VCLK_IP_I2C_CHUB1,
	VCLK_IP_I2C_CHUB2,
	VCLK_IP_USI_CHUB0,
	VCLK_IP_USI_CHUB1,
	VCLK_IP_USI_CHUB2,
	VCLK_IP_SYSREG_COMBINE_CHUB2AP,
	VCLK_IP_SYSREG_COMBINE_CHUB2APM,
	VCLK_IP_SYSREG_COMBINE_CHUB2CP,
	VCLK_IP_SYSREG_COMBINE_CHUB2GNSS,
	VCLK_IP_SYSREG_COMBINE_CHUB2WLBT,
	VCLK_IP_CMGP_CMU_CMGP,
	VCLK_IP_ADC_CMGP,
	VCLK_IP_GPIO_CMGP,
	VCLK_IP_I2C_CMGP0,
	VCLK_IP_I2C_CMGP1,
	VCLK_IP_I2C_CMGP2,
	VCLK_IP_I2C_CMGP3,
	VCLK_IP_SYSREG_CMGP,
	VCLK_IP_USI_CMGP0,
	VCLK_IP_USI_CMGP1,
	VCLK_IP_USI_CMGP2,
	VCLK_IP_USI_CMGP3,
	VCLK_IP_SYSREG_CMGP2PMU_AP,
	VCLK_IP_D_TZPC_CMGP,
	VCLK_IP_LHM_AXI_C_CMGP,
	VCLK_IP_SYSREG_CMGP2APM,
	VCLK_IP_SYSREG_CMGP2GNSS,
	VCLK_IP_SYSREG_CMGP2WLBT,
	VCLK_IP_SYSREG_CMGP2CP,
	VCLK_IP_SYSREG_CMGP2CHUB,
	VCLK_IP_I3C_CMGP,
	VCLK_IP_CORE_CMU_CORE,
	VCLK_IP_SYSREG_CORE,
	VCLK_IP_SIREX,
	VCLK_IP_LHM_AXI_D_DNS,
	VCLK_IP_TREX_P_CORE,
	VCLK_IP_PPMU_ACE_CPUCL1,
	VCLK_IP_DIT,
	VCLK_IP_TREX_D_NRT,
	VCLK_IP_LHS_AXI_P_G3D,
	VCLK_IP_LHS_AXI_P_CPUCL0,
	VCLK_IP_LHS_AXI_P_CSIS,
	VCLK_IP_LHM_AXI_D_DPU,
	VCLK_IP_LHM_ACEL_D_HSI,
	VCLK_IP_TREX_D_CORE,
	VCLK_IP_LHS_AXI_P_APM,
	VCLK_IP_D_TZPC_CORE,
	VCLK_IP_LHM_AXI_D_WLBT,
	VCLK_IP_LHM_AXI_D0_CSIS,
	VCLK_IP_LHM_AXI_D1_CSIS,
	VCLK_IP_LHS_AXI_P_WLBT,
	VCLK_IP_LHM_AXI_D_IPP,
	VCLK_IP_LHM_AXI_D0_MODEM,
	VCLK_IP_LHM_AXI_D1_MODEM,
	VCLK_IP_LHM_AXI_D0_MCSC,
	VCLK_IP_LHM_AXI_D1_MCSC,
	VCLK_IP_LHM_AXI_D_GNSS,
	VCLK_IP_LHS_AXI_D0_MIF_NRT,
	VCLK_IP_PPMU_ACE_CPUCL0,
	VCLK_IP_AD_APB_CCI_550,
	VCLK_IP_AD_APB_DIT,
	VCLK_IP_AD_AXI_GIC,
	VCLK_IP_LHS_AXI_P_USB,
	VCLK_IP_LHS_AXI_P_MODEM,
	VCLK_IP_LHS_AXI_P_MIF0,
	VCLK_IP_LHS_AXI_P_MIF1,
	VCLK_IP_LHS_AXI_P_MFC,
	VCLK_IP_LHS_AXI_P_GNSS,
	VCLK_IP_LHS_AXI_P_CHUB,
	VCLK_IP_GIC,
	VCLK_IP_LHM_AXI_D_AUD,
	VCLK_IP_LHS_AXI_D0_MIF_CPU,
	VCLK_IP_LHS_AXI_D1_MIF_CP,
	VCLK_IP_LHS_AXI_D1_MIF_CPU,
	VCLK_IP_LHS_AXI_D1_MIF_NRT,
	VCLK_IP_LHS_AXI_P_AUD,
	VCLK_IP_LHS_AXI_P_DNC,
	VCLK_IP_LHS_AXI_P_DPU,
	VCLK_IP_LHS_AXI_P_G2D,
	VCLK_IP_LHS_AXI_P_HSI,
	VCLK_IP_LHS_AXI_P_IPP,
	VCLK_IP_BAAW_P_GNSS,
	VCLK_IP_BAAW_P_MODEM,
	VCLK_IP_BAAW_P_CHUB,
	VCLK_IP_BAAW_P_WLBT,
	VCLK_IP_SFR_APBIF_CMU_TOPC,
	VCLK_IP_CCI_550,
	VCLK_IP_LHS_AXI_P_DNS,
	VCLK_IP_LHS_AXI_P_MCSC,
	VCLK_IP_LHS_AXI_P_SSP,
	VCLK_IP_LHS_AXI_P_TNR,
	VCLK_IP_LHS_AXI_P_VTS,
	VCLK_IP_VGEN_LITE_SIREX,
	VCLK_IP_LHS_AXI_P_ITP,
	VCLK_IP_LHS_AXI_P_NPU0,
	VCLK_IP_LHS_AXI_P_PERI,
	VCLK_IP_LHM_AXI_D_SSS,
	VCLK_IP_SYSMMU_ACEL_D_DIT,
	VCLK_IP_BAAW_P_VTS,
	VCLK_IP_XIU_D1_CORE,
	VCLK_IP_LHM_ACE_D0_CLUSTER0,
	VCLK_IP_LHM_ACE_D1_CLUSTER0,
	VCLK_IP_LHS_AXI_D_SSS,
	VCLK_IP_LHM_AXI_G_CSSYS,
	VCLK_IP_LHS_AXI_D0_MIF_CP,
	VCLK_IP_SSS,
	VCLK_IP_ADM_AHB_SSS,
	VCLK_IP_PUF,
	VCLK_IP_AD_APB_PUF,
	VCLK_IP_RTIC,
	VCLK_IP_BAAW_P_DNC,
	VCLK_IP_LHS_AXI_P_NPU1,
	VCLK_IP_LHS_AXI_D0_MIF_RT,
	VCLK_IP_LHS_AXI_D1_MIF_RT,
	VCLK_IP_SYSMMU_AXI_D_CORE1,
	VCLK_IP_LHM_AXI_D2_MODEM,
	VCLK_IP_LHM_AXI_D_VRA,
	VCLK_IP_LHS_AXI_P_BUSC,
	VCLK_IP_LHS_AXI_P_MCW,
	VCLK_IP_LHS_AXI_P_VRA,
	VCLK_IP_LHM_ACEL_D0_G3D,
	VCLK_IP_LHM_ACEL_D1_G3D,
	VCLK_IP_BAAW_D_SSS,
	VCLK_IP_BDU,
	VCLK_IP_XIU_G_BDU,
	VCLK_IP_PPC_DEBUG,
	VCLK_IP_LHS_DBG_INT_G_BDU,
	VCLK_IP_LHM_DBG_INT_G_BDU,
	VCLK_IP_SYSREG_CPUCL0,
	VCLK_IP_BUSIF_HPMCPUCL0,
	VCLK_IP_CSSYS,
	VCLK_IP_SECJTAG,
	VCLK_IP_LHM_AXI_P_CPUCL0,
	VCLK_IP_LHS_ACE_D0_CLUSTER0,
	VCLK_IP_ADM_APB_G_CLUSTER0,
	VCLK_IP_CPUCL0_CMU_CPUCL0,
	VCLK_IP_CLUSTER0,
	VCLK_IP_LHS_ACE_D1_CLUSTER0,
	VCLK_IP_D_TZPC_CPUCL0,
	VCLK_IP_LHS_AXI_G_INT_CSSYS,
	VCLK_IP_LHM_AXI_G_INT_CSSYS,
	VCLK_IP_XIU_P_CPUCL0,
	VCLK_IP_XIU_DP_CSSYS,
	VCLK_IP_LHS_AXI_G_CSSYS,
	VCLK_IP_HPM_CPUCL0_0,
	VCLK_IP_APB_ASYNC_P_CSSYS_0,
	VCLK_IP_BPS_CPUCL0,
	VCLK_IP_LHM_AXI_G_INT_DBGCORE,
	VCLK_IP_LHM_AXI_G_DBGCORE,
	VCLK_IP_LHS_AXI_G_INT_DBGCORE,
	VCLK_IP_CPUCL1_CMU_CPUCL1,
	VCLK_IP_CPUCL1,
	VCLK_IP_CSIS_CMU_CSIS,
	VCLK_IP_LHS_AXI_D0_CSIS,
	VCLK_IP_LHS_AXI_D1_CSIS,
	VCLK_IP_D_TZPC_CSIS,
	VCLK_IP_CSIS_PDP,
	VCLK_IP_PPMU_CSIS_DMA0_CSIS,
	VCLK_IP_PPMU_CSIS_DMA1_CSIS,
	VCLK_IP_SYSMMU_D0_CSIS,
	VCLK_IP_SYSMMU_D1_CSIS,
	VCLK_IP_SYSREG_CSIS,
	VCLK_IP_VGEN_LITE_CSIS,
	VCLK_IP_LHM_AXI_P_CSIS,
	VCLK_IP_LHS_AST_OTF0_CSISIPP,
	VCLK_IP_LHM_AST_VO_MCSCCSIS,
	VCLK_IP_LHS_AST_VO_CSISIPP,
	VCLK_IP_LHM_AST_ZOTF0_IPPCSIS,
	VCLK_IP_LHM_AST_ZOTF1_IPPCSIS,
	VCLK_IP_LHM_AST_ZOTF2_IPPCSIS,
	VCLK_IP_AD_APB_CSIS0,
	VCLK_IP_XIU_D0_CSIS,
	VCLK_IP_XIU_D1_CSIS,
	VCLK_IP_LHS_AST_OTF1_CSISIPP,
	VCLK_IP_LHS_AST_OTF2_CSISIPP,
	VCLK_IP_LHM_AST_SOTF0_IPPCSIS,
	VCLK_IP_LHM_AST_SOTF1_IPPCSIS,
	VCLK_IP_LHM_AST_SOTF2_IPPCSIS,
	VCLK_IP_PPMU_ZSL_CSIS,
	VCLK_IP_PPMU_PDP_STAT_CSIS,
	VCLK_IP_PPMU_STRP_CSIS,
	VCLK_IP_OIS_MCU_TOP,
	VCLK_IP_AD_AXI_OIS_MCU_TOP,
	VCLK_IP_LHS_AXI_P_CSISPERI,
	VCLK_IP_DNC_CMU_DNC,
	VCLK_IP_D_TZPC_DNC,
	VCLK_IP_LHS_AXI_P_DNCDSP0,
	VCLK_IP_LHS_AXI_D_DNCDSP0_SFR,
	VCLK_IP_IP_NPUC,
	VCLK_IP_LHM_AXI_P_DNC,
	VCLK_IP_LHM_AXI_D_DSP0DNC_SFR,
	VCLK_IP_LHM_AST_D_NPU0_UNIT0_DONE,
	VCLK_IP_LHM_AST_D_NPU0_UNIT1_DONE,
	VCLK_IP_VGEN_LITE_DNC,
	VCLK_IP_PPMU_DNC0,
	VCLK_IP_PPMU_DNC1,
	VCLK_IP_PPMU_DNC2,
	VCLK_IP_IP_DSPC,
	VCLK_IP_SYSMMU_DNC0,
	VCLK_IP_SYSMMU_DNC1,
	VCLK_IP_SYSREG_DNC,
	VCLK_IP_ADM_DAP_DNC,
	VCLK_IP_LHS_AST_D_NPU0_UNIT0_SETREG,
	VCLK_IP_LHS_AST_D_NPU0_UNIT1_SETREG,
	VCLK_IP_AD_APB_DNC0,
	VCLK_IP_LHS_ACEL_D0_DNC,
	VCLK_IP_LHS_ACEL_D1_DNC,
	VCLK_IP_LHS_AXI_P_DSPC_200,
	VCLK_IP_LHM_AXI_P_DSPC_800,
	VCLK_IP_LHM_AXI_D_DSPCNPUC_200,
	VCLK_IP_LHS_AXI_D_DSPCNPUC_800,
	VCLK_IP_LHS_AXI_D_DNCDSP0_DMA,
	VCLK_IP_LHM_AXI_D_DSP1DNC_CACHE,
	VCLK_IP_LHM_AXI_D_DSP1DNC_SFR,
	VCLK_IP_LHM_AST_D_NPU1_UNIT0_DONE,
	VCLK_IP_LHM_AST_D_NPU1_UNIT1_DONE,
	VCLK_IP_LHS_AXI_P_DNCDSP1,
	VCLK_IP_LHS_AXI_D_DNCDSP1_DMA,
	VCLK_IP_LHS_AXI_D_DNCDSP1_SFR,
	VCLK_IP_LHS_AST_D_NPU1_UNIT0_SETREG,
	VCLK_IP_LHS_AST_D_NPU1_UNIT1_SETREG,
	VCLK_IP_LHS_AXI_D_DNCNPU0_DMA,
	VCLK_IP_LHS_AXI_D_DNCNPU1_DMA,
	VCLK_IP_BUSIF_HPMDNC,
	VCLK_IP_HPM_DNC,
	VCLK_IP_LHM_AXI_D_DSP0DNC_CACHE,
	VCLK_IP_SYSMMU_DNC2,
	VCLK_IP_LHS_ACEL_D2_DNC,
	VCLK_IP_AD_APB_DNC6,
	VCLK_IP_DNS_CMU_DNS,
	VCLK_IP_AD_APB_DNS,
	VCLK_IP_PPMU_DNS,
	VCLK_IP_SYSMMU_DNS,
	VCLK_IP_D_TZPC_DNS,
	VCLK_IP_LHM_AXI_P_DNS,
	VCLK_IP_LHS_AXI_D_DNS,
	VCLK_IP_LHS_AST_OTF0_DNSITP,
	VCLK_IP_LHS_AST_OTF1_DNSITP,
	VCLK_IP_LHS_AST_OTF2_DNSITP,
	VCLK_IP_LHS_AST_OTF3_DNSITP,
	VCLK_IP_LHM_AST_OTF_IPPDNS,
	VCLK_IP_LHM_AST_OTF_TNRDNS,
	VCLK_IP_LHM_AST_OTF0_ITPDNS,
	VCLK_IP_LHM_AST_CTL_ITPDNS,
	VCLK_IP_LHS_AST_CTL_DNSITP,
	VCLK_IP_LHM_AST_VO_IPPDNS,
	VCLK_IP_LHS_AST_VO_DNSTNR,
	VCLK_IP_SYSREG_DNS,
	VCLK_IP_VGEN_LITE_DNS,
	VCLK_IP_DNS,
	VCLK_IP_LHM_AST_OTF3_ITPDNS,
	VCLK_IP_DPU_CMU_DPU,
	VCLK_IP_SYSREG_DPU,
	VCLK_IP_SYSMMU_DPU,
	VCLK_IP_LHM_AXI_P_DPU,
	VCLK_IP_AD_APB_DECON0,
	VCLK_IP_PPMU_DPU,
	VCLK_IP_LHS_AXI_D_DPU,
	VCLK_IP_DPU,
	VCLK_IP_D_TZPC_DPU,
	VCLK_IP_DSP_CMU_DSP,
	VCLK_IP_SYSREG_DSP,
	VCLK_IP_LHS_AXI_D_DSPDNC_SFR,
	VCLK_IP_IP_DSP,
	VCLK_IP_LHS_AXI_D_DSPDNC_CACHE,
	VCLK_IP_LHM_AXI_P_DNCDSP,
	VCLK_IP_LHM_AXI_D_DNCDSP_SFR,
	VCLK_IP_D_TZPC_DSP,
	VCLK_IP_LHM_AXI_D_DNCDSP_DMA,
	VCLK_IP_DSP1_CMU_DSP1,
	VCLK_IP_G2D_CMU_G2D,
	VCLK_IP_PPMU_D0_G2D,
	VCLK_IP_SYSMMU_D0_G2D,
	VCLK_IP_SYSREG_G2D,
	VCLK_IP_LHS_ACEL_D0_G2D,
	VCLK_IP_LHM_AXI_P_G2D,
	VCLK_IP_SYSMMU_D1_G2D,
	VCLK_IP_PPMU_D1_G2D,
	VCLK_IP_XIU_D_G2D,
	VCLK_IP_AS_APB_JPEG,
	VCLK_IP_VGEN_LITE_G2D,
	VCLK_IP_G2D,
	VCLK_IP_JPEG,
	VCLK_IP_D_TZPC_G2D,
	VCLK_IP_AS_APB_G2D,
	VCLK_IP_LHS_ACEL_D1_G2D,
	VCLK_IP_M2M,
	VCLK_IP_LHM_AXI_P_G3D,
	VCLK_IP_BUSIF_HPMG3D,
	VCLK_IP_HPM_G3D,
	VCLK_IP_SYSREG_G3D,
	VCLK_IP_G3D_CMU_G3D,
	VCLK_IP_VGEN_LITE_G3D,
	VCLK_IP_GPU,
	VCLK_IP_GRAY2BIN_G3D,
	VCLK_IP_D_TZPC_G3D,
	VCLK_IP_LHS_AXI_P_INT_G3D,
	VCLK_IP_LHM_AXI_P_INT_G3D,
	VCLK_IP_LHS_ACEL_D0_G3D,
	VCLK_IP_LHS_ACEL_D1_G3D,
	VCLK_IP_SYSMMU_D0_G3D,
	VCLK_IP_SYSMMU_D1_G3D,
	VCLK_IP_AS_APB_SYSMMU_D0_G3D,
	VCLK_IP_PPMU_D0_G3D,
	VCLK_IP_PPMU_D1_G3D,
	VCLK_IP_GNSS_CMU_GNSS,
	VCLK_IP_VGEN_LITE_HSI,
	VCLK_IP_HSI_CMU_HSI,
	VCLK_IP_SYSREG_HSI,
	VCLK_IP_GPIO_HSI,
	VCLK_IP_LHS_ACEL_D_HSI,
	VCLK_IP_LHM_AXI_P_HSI,
	VCLK_IP_XIU_D_HSI,
	VCLK_IP_PPMU_HSI,
	VCLK_IP_D_TZPC_HSI,
	VCLK_IP_UFS_EMBD,
	VCLK_IP_XHB_HSI,
	VCLK_IP_S2MPU_D_HSI,
	VCLK_IP_MMC_EMBD,
	VCLK_IP_LHM_AXI_P_IPP,
	VCLK_IP_SYSREG_IPP,
	VCLK_IP_IPP_CMU_IPP,
	VCLK_IP_LHS_AST_OTF_IPPDNS,
	VCLK_IP_D_TZPC_IPP,
	VCLK_IP_LHM_AST_OTF0_CSISIPP,
	VCLK_IP_SIPU_IPP,
	VCLK_IP_LHS_AST_ZOTF0_IPPCSIS,
	VCLK_IP_LHS_AST_ZOTF1_IPPCSIS,
	VCLK_IP_LHS_AST_ZOTF2_IPPCSIS,
	VCLK_IP_PPMU_IPP,
	VCLK_IP_VGEN_LITE_IPP,
	VCLK_IP_LHM_AST_OTF1_CSISIPP,
	VCLK_IP_LHM_AST_OTF2_CSISIPP,
	VCLK_IP_LHS_AST_SOTF0_IPPCSIS,
	VCLK_IP_LHS_AST_SOTF1_IPPCSIS,
	VCLK_IP_LHS_AST_SOTF2_IPPCSIS,
	VCLK_IP_LHM_AST_VO_CSISIPP,
	VCLK_IP_LHS_AST_VO_IPPDNS,
	VCLK_IP_AD_APB_IPP,
	VCLK_IP_SYSMMU_IPP,
	VCLK_IP_LHS_AXI_D_IPP,
	VCLK_IP_XIU_D_IPP,
	VCLK_IP_LHM_AXI_P_ITP,
	VCLK_IP_SYSREG_ITP,
	VCLK_IP_ITP_CMU_ITP,
	VCLK_IP_LHM_AST_OTF0_DNSITP,
	VCLK_IP_LHM_AST_OTF3_DNSITP,
	VCLK_IP_LHM_AST_OTF2_DNSITP,
	VCLK_IP_ITP,
	VCLK_IP_D_TZPC_ITP,
	VCLK_IP_LHM_AST_OTF1_DNSITP,
	VCLK_IP_AD_APB_ITP,
	VCLK_IP_LHM_AST_CTL_DNSITP,
	VCLK_IP_LHS_AST_CTL_ITPDNS,
	VCLK_IP_LHS_AST_OTF_ITPMCSC,
	VCLK_IP_LHM_AST_OTF_TNRITP,
	VCLK_IP_LHS_AST_OTF0_ITPDNS,
	VCLK_IP_LHS_AST_OTF3_ITPDNS,
	VCLK_IP_MCSC_CMU_MCSC,
	VCLK_IP_LHS_AXI_D0_MCSC,
	VCLK_IP_LHM_AXI_P_MCSC,
	VCLK_IP_SYSREG_MCSC,
	VCLK_IP_MCSC,
	VCLK_IP_PPMU_MCSC,
	VCLK_IP_SYSMMU_D0_MCSC,
	VCLK_IP_D_TZPC_MCSC,
	VCLK_IP_VGEN_LITE_MCSC,
	VCLK_IP_AD_APB_MCSC,
	VCLK_IP_PPMU_GDC,
	VCLK_IP_GDC,
	VCLK_IP_SYSMMU_D1_MCSC,
	VCLK_IP_LHS_AXI_D1_MCSC,
	VCLK_IP_LHM_AST_OTF_ITPMCSC,
	VCLK_IP_LHS_AST_VO_MCSCCSIS,
	VCLK_IP_AD_APB_GDC,
	VCLK_IP_C2AGENT_D0_MCSC,
	VCLK_IP_LHM_AST_VO_TNRMCSC,
	VCLK_IP_LHS_AST_INT_GDCMCSC,
	VCLK_IP_LHM_AST_INT_GDCMCSC,
	VCLK_IP_C2AGENT_D1_MCSC,
	VCLK_IP_C2AGENT_D2_MCSC,
	VCLK_IP_MFC_CMU_MFC,
	VCLK_IP_AS_APB_MFC,
	VCLK_IP_SYSREG_MFC,
	VCLK_IP_LHS_AXI_D0_MFC,
	VCLK_IP_LHS_AXI_D1_MFC,
	VCLK_IP_LHM_AXI_P_MFC,
	VCLK_IP_SYSMMU_MFCD0,
	VCLK_IP_SYSMMU_MFCD1,
	VCLK_IP_PPMU_MFCD0,
	VCLK_IP_PPMU_MFCD1,
	VCLK_IP_AS_AXI_WFD,
	VCLK_IP_PPMU_WFD,
	VCLK_IP_XIU_D_MFC,
	VCLK_IP_VGEN_MFC,
	VCLK_IP_MFC,
	VCLK_IP_WFD,
	VCLK_IP_LH_ATB_MFC,
	VCLK_IP_D_TZPC_MFC,
	VCLK_IP_AS_APB_WFD_NS,
	VCLK_IP_MIF_CMU_MIF,
	VCLK_IP_DDRPHY,
	VCLK_IP_SYSREG_MIF,
	VCLK_IP_LHM_AXI_P_MIF,
	VCLK_IP_PPMU_DMC_CPU,
	VCLK_IP_QE_DMC_CPU,
	VCLK_IP_DMC,
	VCLK_IP_D_TZPC_MIF,
	VCLK_IP_SFRAPB_BRIDGE_DDRPHY,
	VCLK_IP_SFRAPB_BRIDGE_DMC,
	VCLK_IP_SFRAPB_BRIDGE_DMC_PF,
	VCLK_IP_SFRAPB_BRIDGE_DMC_SECURE,
	VCLK_IP_SFRAPB_BRIDGE_DMC_PPMPU,
	VCLK_IP_LHM_AXI_D_MIF_CPU,
	VCLK_IP_LHM_AXI_D_MIF_RT,
	VCLK_IP_LHM_AXI_D_MIF_NRT,
	VCLK_IP_LHM_AXI_D_MIF_CP,
	VCLK_IP_MODEM_CMU_MODEM,
	VCLK_IP_NPU_CMU_NPU,
	VCLK_IP_NPUD_UNIT1,
	VCLK_IP_D_TZPC_NPU,
	VCLK_IP_LHM_AST_D_NPU_UNIT0_SETREG,
	VCLK_IP_LHM_AST_D_NPU_UNIT1_SETREG,
	VCLK_IP_LHS_AST_D_NPU_UNIT0_DONE,
	VCLK_IP_NPUD_UNIT0,
	VCLK_IP_PPMU_UNIT0,
	VCLK_IP_SYSREG_NPU,
	VCLK_IP_PPMU_UNIT1,
	VCLK_IP_LHM_AXI_P_NPU,
	VCLK_IP_LHS_AST_D_NPU_UNIT1_DONE,
	VCLK_IP_LHM_AST_D0_NPU,
	VCLK_IP_LHM_AST_D10_NPU,
	VCLK_IP_LHM_AST_D11_NPU,
	VCLK_IP_LHM_AST_D12_NPU,
	VCLK_IP_LHM_AST_D13_NPU,
	VCLK_IP_LHM_AST_D14_NPU,
	VCLK_IP_LHM_AST_D15_NPU,
	VCLK_IP_LHM_AST_D1_NPU,
	VCLK_IP_LHM_AST_D2_NPU,
	VCLK_IP_LHM_AST_D3_NPU,
	VCLK_IP_LHM_AST_D4_NPU,
	VCLK_IP_LHM_AST_D5_NPU,
	VCLK_IP_LHM_AST_D6_NPU,
	VCLK_IP_LHM_AST_D7_NPU,
	VCLK_IP_LHM_AST_D8_NPU,
	VCLK_IP_LHM_AST_D9_NPU,
	VCLK_IP_LHS_AST_D0_NPU,
	VCLK_IP_LHS_AST_D10_NPU,
	VCLK_IP_LHS_AST_D11_NPU,
	VCLK_IP_LHS_AST_D12_NPU,
	VCLK_IP_LHS_AST_D13_NPU,
	VCLK_IP_LHS_AST_D14_NPU,
	VCLK_IP_LHS_AST_D15_NPU,
	VCLK_IP_LHS_AST_D1_NPU,
	VCLK_IP_LHS_AST_D2_NPU,
	VCLK_IP_LHS_AST_D3_NPU,
	VCLK_IP_LHS_AST_D4_NPU,
	VCLK_IP_LHS_AST_D5_NPU,
	VCLK_IP_LHS_AST_D6_NPU,
	VCLK_IP_LHS_AST_D7_NPU,
	VCLK_IP_LHS_AST_D8_NPU,
	VCLK_IP_LHS_AST_D9_NPU,
	VCLK_IP_LHM_AXI_D_DNCNPU_DMA,
	VCLK_IP_NPU1_CMU_NPU1,
	VCLK_IP_GPIO_PERI,
	VCLK_IP_SYSREG_PERI,
	VCLK_IP_PERI_CMU_PERI,
	VCLK_IP_LHM_AXI_P_PERI,
	VCLK_IP_D_TZPC_PERI,
	VCLK_IP_XIU_P_PERI,
	VCLK_IP_MCT,
	VCLK_IP_OTP_CON_TOP,
	VCLK_IP_WDT0,
	VCLK_IP_WDT1,
	VCLK_IP_TMU,
	VCLK_IP_PWM,
	VCLK_IP_BC_EMUL,
	VCLK_IP_UART_DBG,
	VCLK_IP_USI00_USI,
	VCLK_IP_USI00_I2C,
	VCLK_IP_USI01_USI,
	VCLK_IP_USI01_I2C,
	VCLK_IP_USI02_USI,
	VCLK_IP_USI02_I2C,
	VCLK_IP_USI03_USI,
	VCLK_IP_USI03_I2C,
	VCLK_IP_USI04_USI,
	VCLK_IP_USI04_I2C,
	VCLK_IP_USI05_USI,
	VCLK_IP_USI05_I2C,
	VCLK_IP_OTP_CON_BIRA,
	VCLK_IP_LHM_AXI_P_CSISPERI,
	VCLK_IP_SPI_OIS,
	VCLK_IP_I2C_OIS,
	VCLK_IP_GPIO_MMCCARD,
	VCLK_IP_VGEN_LITE_PERI,
	VCLK_IP_S2MPU_D_PERI,
	VCLK_IP_MMC_CARD,
	VCLK_IP_PPMU_PERI,
	VCLK_IP_LHS_ACEL_D_PERI,
	VCLK_IP_S2D_CMU_S2D,
	VCLK_IP_BIS_S2D,
	VCLK_IP_LHM_AXI_G_SCAN2DRAM,
	VCLK_IP_SSP_CMU_SSP,
	VCLK_IP_LHM_AXI_P_SSP,
	VCLK_IP_D_TZPC_SSP,
	VCLK_IP_SYSREG_SSPCTRL,
	VCLK_IP_USS_SSPCORE,
	VCLK_IP_TNR_CMU_TNR,
	VCLK_IP_APB_ASYNC_TNR,
	VCLK_IP_D_TZPC_TNR,
	VCLK_IP_LHM_AXI_P_TNR,
	VCLK_IP_LHM_AST_VO_DNSTNR,
	VCLK_IP_SYSREG_TNR,
	VCLK_IP_VGEN_LITE_TNR,
	VCLK_IP_TNR,
	VCLK_IP_PPMU_D0_TNR,
	VCLK_IP_SYSMMU_D0_TNR,
	VCLK_IP_LHS_AXI_D0_TNR,
	VCLK_IP_LHS_AST_OTF_TNRDNS,
	VCLK_IP_PPMU_D1_TNR,
	VCLK_IP_LHS_AST_OTF_TNRITP,
	VCLK_IP_ORBMCH,
	VCLK_IP_LHS_AST_VO_TNRMCSC,
	VCLK_IP_LHS_AXI_D1_TNR,
	VCLK_IP_SYSMMU_D1_TNR,
	VCLK_IP_XIU_D1_TNR,
	VCLK_IP_USB31DRD,
	VCLK_IP_DP_LINK,
	VCLK_IP_PPMU_USB,
	VCLK_IP_LHS_ACEL_D_USB,
	VCLK_IP_VGEN_LITE_USB,
	VCLK_IP_D_TZPC_USB,
	VCLK_IP_LHM_AXI_P_USB,
	VCLK_IP_S2MPU_D_USB,
	VCLK_IP_SYSREG_USB,
	VCLK_IP_USB_CMU_USB,
	VCLK_IP_US_D_USB,
	VCLK_IP_XIU_D_USB,
	VCLK_IP_VRA_CMU_VRA,
	VCLK_IP_CLAHE,
	VCLK_IP_D_TZPC_VRA,
	VCLK_IP_LHM_AXI_P_VRA,
	VCLK_IP_LHS_AXI_D_VRA,
	VCLK_IP_PPMU_D0_CLAHE,
	VCLK_IP_PPMU_D1_CLAHE,
	VCLK_IP_PPMU_VRA,
	VCLK_IP_SYSMMU_VRA,
	VCLK_IP_SYSREG_VRA,
	VCLK_IP_VGEN_LITE_VRA,
	VCLK_IP_VRA,
	VCLK_IP_XIU_D_VRA,
	VCLK_IP_AD_APB_VRA,
	VCLK_IP_AD_APB_CLAHE,
	VCLK_IP_AD_AXI_D0_CLAHE,
	VCLK_IP_AHB_BUSMATRIX,
	VCLK_IP_DMIC_IF,
	VCLK_IP_SYSREG_VTS,
	VCLK_IP_VTS_CMU_VTS,
	VCLK_IP_LHM_AXI_P_VTS,
	VCLK_IP_GPIO_VTS,
	VCLK_IP_WDT_VTS,
	VCLK_IP_DMIC_AHB0,
	VCLK_IP_DMIC_AHB1,
	VCLK_IP_LHS_AXI_C_VTS,
	VCLK_IP_ASYNCINTERRUPT,
	VCLK_IP_HWACG_SYS_DMIC0,
	VCLK_IP_HWACG_SYS_DMIC1,
	VCLK_IP_SS_VTS_GLUE,
	VCLK_IP_CORTEXM4INTEGRATION,
	VCLK_IP_LHM_AXI_LP_VTS,
	VCLK_IP_LHS_AXI_D_VTS,
	VCLK_IP_BAAW_C_VTS,
	VCLK_IP_D_TZPC_VTS,
	VCLK_IP_VGEN_LITE,
	VCLK_IP_BPS_LP_VTS,
	VCLK_IP_BPS_P_VTS,
	VCLK_IP_SWEEPER_C_VTS,
	VCLK_IP_BAAW_D_VTS,
	VCLK_IP_MAILBOX_ABOX_VTS,
	VCLK_IP_DMIC_AHB2,
	VCLK_IP_DMIC_AHB3,
	VCLK_IP_HWACG_SYS_DMIC2,
	VCLK_IP_HWACG_SYS_DMIC3,
	VCLK_IP_MAILBOX_AP_VTS,
	VCLK_IP_TIMER,
	VCLK_IP_DMIC_IF_3RD,
	VCLK_IP_U_DMIC_CLK_SCAN_MUX,
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
