// Seed: 1085072941
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = !-1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    wire id_12;
    wand id_13;
    assign id_2[1] = id_13;
  endgenerate
  module_0 modCall_1 (id_12);
  id_14(
      .id_0(~id_11 / -1)
  ); id_15(
      id_3
  );
  wire id_16;
  wand id_17 = -1;
  assign id_13 = 1;
  assign id_6  = id_12;
endmodule : SymbolIdentifier
