MIG: 19:32:05 : xml_input_file: mig_b.prj
MIG: 19:32:05 : Absolute path of xml_input_file: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:32:05 : xml_input_file: mig_b.prj
MIG: 19:32:05 : Absolute path of xml_input_file: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:32:05 : In updateAllModelParams
MIG: 19:32:05 : ################# RUNNING MIG BATCH ###################
MIG: 19:32:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx_2015/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:32:05 : synp_flow:  -- synthesis_mode: Other
MIG: 19:32:05 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:32:05 : vivado_mode: xpg_bd
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 1
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 : isPortInterface: 0
MIG: 19:32:05 :  locked false  
MIG: 19:32:05 : HDL Language: Verilog
MIG: 19:32:05 : compInfo: true
MIG: 19:32:05 : Vivado Options xc7a200t sbg484 -1
MIG: 19:32:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:32:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:32:06 : xilinx_path: D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE
MIG: 19:32:06 : I am in catch area
MIG: 19:32:06 : Running D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:32:19 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:32:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:32:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:32:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:32:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:32:19 : XGUI hdlLanguage: Verilog
MIG: 19:32:19 : xgui vivado_mode: xpg_bd
MIG: 19:32:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:32:19 : Reading D:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 19:32:21 : 1
MIG: 19:32:21 : Inside fn mem: DDR3
MIG: 19:32:21 : QDRII+ Inside fn ui: 100000000
MIG: 19:32:21 : cntrl:  memtype: DDR3
MIG: 19:32:21 : 800
MIG: 19:32:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:32:21 : 
MIG: 19:32:21 : 1
MIG: 19:32:21 : 100000000
MIG: 19:32:21 : 
MIG: 19:32:21 :  polarity_value: 1
MIG: 19:32:21 : 
MIG: 19:32:21 : 
MIG: 19:32:21 : cntrl:  memtype: DDR3
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 19:32:21 : TRUE
MIG: 19:32:21 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 19:32:21 : TRUE
MIG: 19:32:21 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 19:32:21 : 
MIG: 19:32:21 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 19:32:21 : 
MIG: 19:32:21 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 19:32:21 : 
MIG: 19:32:21 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 19:32:21 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 19:32:21 : 160000000
MIG: 19:32:21 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 19:32:21 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 19:32:21 : 200000000
MIG: 19:32:21 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 19:32:21 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 19:32:21 : 800000000
MIG: 19:32:21 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 19:32:21 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 19:32:21 : 800000000
MIG: 19:32:21 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 19:32:21 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 19:32:21 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 19:32:21 : 800000000
MIG: 19:32:21 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:32:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 19:32:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:32:21 : 2
MIG: 19:32:21 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 19:32:21 : 16
MIG: 19:32:21 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 19:32:21 : 2
MIG: 19:32:21 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: ECC ==> OFF
MIG: 19:32:21 : 16
MIG: 19:32:21 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 19:32:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:32:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:32:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:32:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:32:21 : 15
MIG: 19:32:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:32:21 : 29
MIG: 19:32:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:32:21 : 0
MIG: 19:32:21 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:32:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:32:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:32:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:32:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:32:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:32:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:32:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:32:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:32:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:32:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:32:21 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:32:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:32:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:32:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 19:32:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:32:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:32:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:32:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:32:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:32:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:32:21 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:32:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:32:21 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:32:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:32:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:32:21 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:32:21 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:32:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:32:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:32:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:32:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:32:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:32:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 19:32:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:32:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 19:32:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 19:32:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 19:32:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:32:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 19:32:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 19:32:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:32:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 19:32:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 19:32:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 19:32:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 19:32:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 19:32:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 19:32:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:32:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:32:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:32:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:32:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 19:32:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:32:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:32:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:32:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:32:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:32:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:32:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:32:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:32:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:32:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:32:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 19:32:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:32:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 19:32:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:32:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:32:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:32:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:32:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:32:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:32:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:32:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:32:21 : 4
MIG: 19:32:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:32:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:32:21 : TRUE
MIG: 19:32:21 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 19:32:21 : 2
MIG: 19:32:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 19:32:21 : 536870912
MIG: 19:32:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 19:32:21 : 29
MIG: 19:32:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 19:32:21 : 128
MIG: 19:32:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 19:32:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:32:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:32:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:32:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:32:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:32:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:32:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:32:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:32:21 : 
MIG: 19:32:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:32:21 : 
MIG: 19:32:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:32:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:32:21 : SINGLE
MIG: 19:32:21 : NOBUF
MIG: 19:32:21 : 
MIG: 19:32:21 : Same Interface
MIG: 19:34:07 : Running synthesis.xit
MIG: 19:34:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:34:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:07 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx_2015/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:34:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:07 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:34:07 : vivado_mode: xpg_bd
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 1
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 : isPortInterface: 0
MIG: 19:34:07 :  locked false  
MIG: 19:34:07 : HDL Language: Verilog
MIG: 19:34:07 : compInfo: false
MIG: 19:34:07 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:34:07 : xilinx_path: D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE
MIG: 19:34:07 : I am in catch area
MIG: 19:34:07 : Running D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:23 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:34:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:34:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:34:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:34:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:23 : Running vhdl_synth_rpr.xit
MIG: 19:34:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:34:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:23 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx_2015/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:34:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:23 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:34:23 : vivado_mode: xpg_bd
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:23 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 1
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 : isPortInterface: 0
MIG: 19:34:24 :  locked false  
MIG: 19:34:24 : HDL Language: Verilog
MIG: 19:34:24 : compInfo: false
MIG: 19:34:24 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:34:24 : xilinx_path: D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE
MIG: 19:34:24 : I am in catch area
MIG: 19:34:24 : Running D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:40 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:34:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:34:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:34:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:34:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:40 : Running simulation.xit
MIG: 19:34:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:34:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:40 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:40 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx_2015/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:34:40 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:40 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:34:40 : vivado_mode: xpg_bd
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:40 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 1
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 : isPortInterface: 0
MIG: 19:34:41 :  locked false  
MIG: 19:34:41 : HDL Language: Verilog
MIG: 19:34:41 : compInfo: false
MIG: 19:34:41 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:34:41 : xilinx_path: D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE
MIG: 19:34:41 : I am in catch area
MIG: 19:34:41 : Running D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:34:57 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:34:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:34:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:34:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:34:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:34:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:34:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:34:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:34:57 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:34:57 : ################# RUNNING MIG BATCH ###################
MIG: 19:34:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx_2015/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:34:57 : synp_flow:  -- synthesis_mode: Other
MIG: 19:34:57 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:34:57 : vivado_mode: xpg_bd
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:57 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 1
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 : isPortInterface: 0
MIG: 19:34:58 :  locked false  
MIG: 19:34:58 : HDL Language: Verilog
MIG: 19:34:58 : compInfo: false
MIG: 19:34:58 : Vivado Options xc7a200t sbg484 -1
MIG: 19:34:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:34:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:34:58 : xilinx_path: D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE
MIG: 19:34:58 : I am in catch area
MIG: 19:34:58 : Running D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:35:13 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:35:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:35:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:35:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:35:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:35:13 : Running implementation.xit
MIG: 19:35:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:35:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:35:14 : ERR:             <Pin PADName="R4(MRCC_P)" Bank="34" name="sys_clk_i" /> <==>             <Pin PADName="R4" Bank="34" name="sys_clk_i" /> 
MIG: 19:35:14 : ################# RUNNING MIG BATCH ###################
MIG: 19:35:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx_2015/Vivado/2015.3/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:35:14 : synp_flow:  -- synthesis_mode: Other
MIG: 19:35:14 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:35:14 : vivado_mode: xpg_bd
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 1
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 : isPortInterface: 0
MIG: 19:35:14 :  locked false  
MIG: 19:35:14 : HDL Language: Verilog
MIG: 19:35:14 : compInfo: false
MIG: 19:35:14 : Vivado Options xc7a200t sbg484 -1
MIG: 19:35:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:35:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 19:35:14 : xilinx_path: D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE
MIG: 19:35:14 : I am in catch area
MIG: 19:35:14 : Running D:/Xilinx_2015/Vivado/2015.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:35:29 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:35:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:35:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:35:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:35:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:42:52 : xml_input_file: mig_b.prj
MIG: 19:42:52 : Absolute path of xml_input_file: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:42:52 : xml_input_file: mig_b.prj
MIG: 19:42:52 : Absolute path of xml_input_file: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:42:52 : In updateAllModelParams
MIG: 19:42:52 : ################# RUNNING MIG BATCH ###################
MIG: 19:42:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:42:52 : synp_flow:  -- synthesis_mode: Other
MIG: 19:42:52 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:42:52 : vivado_mode: xpg_bd
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 1
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 : isPortInterface: 0
MIG: 19:42:52 :  locked false  
MIG: 19:42:52 : HDL Language: Verilog
MIG: 19:42:52 : compInfo: true
MIG: 19:42:52 : Vivado Options xc7a200t sbg484 -1
MIG: 19:42:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:42:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:42:52 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:42:52 : I am in catch area
MIG: 19:42:53 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:43:15 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:43:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:43:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:43:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:43:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:43:15 : XGUI hdlLanguage: Verilog
MIG: 19:43:15 : xgui vivado_mode: xpg_bd
MIG: 19:43:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:43:15 : Reading D:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 19:43:17 : 1
MIG: 19:43:17 : Inside fn mem: DDR3
MIG: 19:43:17 : QDRII+ Inside fn ui: 100000000
MIG: 19:43:17 : cntrl:  memtype: DDR3
MIG: 19:43:17 : 800
MIG: 19:43:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:43:17 : 
MIG: 19:43:17 : 1
MIG: 19:43:17 : 100000000
MIG: 19:43:17 : 
MIG: 19:43:17 :  polarity_value: 1
MIG: 19:43:17 : 
MIG: 19:43:17 : 
MIG: 19:43:17 : cntrl:  memtype: DDR3
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 19:43:17 : TRUE
MIG: 19:43:17 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 19:43:17 : TRUE
MIG: 19:43:17 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 19:43:17 : 
MIG: 19:43:17 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 19:43:17 : 
MIG: 19:43:17 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 19:43:17 : 
MIG: 19:43:17 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 19:43:17 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 19:43:17 : 160000000
MIG: 19:43:17 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 19:43:17 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 19:43:17 : 200000000
MIG: 19:43:17 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 19:43:17 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 19:43:17 : 800000000
MIG: 19:43:17 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 19:43:17 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 19:43:17 : 800000000
MIG: 19:43:17 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 19:43:17 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 19:43:17 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 19:43:17 : 800000000
MIG: 19:43:17 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:43:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 19:43:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:43:17 : 2
MIG: 19:43:17 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 19:43:17 : 16
MIG: 19:43:17 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 19:43:17 : 2
MIG: 19:43:17 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: ECC ==> OFF
MIG: 19:43:17 : 16
MIG: 19:43:17 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 19:43:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:43:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:43:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:43:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:43:17 : 15
MIG: 19:43:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:43:17 : 29
MIG: 19:43:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:43:17 : 0
MIG: 19:43:17 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:43:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:43:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:43:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:43:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:43:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:43:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:43:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:43:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:43:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:43:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:43:17 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:43:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:43:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:43:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 19:43:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:43:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:43:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:43:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:43:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:43:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:43:17 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:43:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:43:17 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:43:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:43:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:43:17 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:43:17 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:43:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:43:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:43:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:43:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:43:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:43:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 19:43:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:43:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 19:43:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 19:43:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 19:43:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:43:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 19:43:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 19:43:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:43:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 19:43:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 19:43:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 19:43:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 19:43:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 19:43:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 19:43:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:43:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:43:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:43:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:43:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 19:43:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:43:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:43:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:43:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:43:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:43:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:43:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:43:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:43:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:43:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:43:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 19:43:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:43:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 19:43:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:43:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:43:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:43:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:43:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:43:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:43:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:43:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:43:17 : 4
MIG: 19:43:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:43:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:43:17 : TRUE
MIG: 19:43:17 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 19:43:17 : 2
MIG: 19:43:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 19:43:17 : 536870912
MIG: 19:43:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 19:43:17 : 29
MIG: 19:43:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 19:43:17 : 128
MIG: 19:43:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 19:43:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:43:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:43:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:43:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:43:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:43:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:43:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:43:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:43:17 : 
MIG: 19:43:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:43:17 : 
MIG: 19:43:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:43:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:43:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:43:17 : SINGLE
MIG: 19:43:17 : NOBUF
MIG: 19:43:17 : 
MIG: 19:43:17 : Same Interface
MIG: 19:43:19 : xml_input_file: mig_b.prj
MIG: 19:43:19 : Absolute path of xml_input_file: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:43:19 : In updateAllModelParams
MIG: 19:43:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:43:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:43:19 : ################# RUNNING MIG BATCH ###################
MIG: 19:43:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:43:19 : synp_flow:  -- synthesis_mode: Other
MIG: 19:43:19 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:43:19 : vivado_mode: xpg_bd
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 1
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 : isPortInterface: 0
MIG: 19:43:19 :  locked false  
MIG: 19:43:19 : HDL Language: Verilog
MIG: 19:43:19 : compInfo: true
MIG: 19:43:19 : Vivado Options xc7a200t sbg484 -1
MIG: 19:43:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:43:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:43:19 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:43:19 : I am in catch area
MIG: 19:43:19 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:43:29 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:43:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:43:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:43:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:43:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:43:29 : XGUI hdlLanguage: Verilog
MIG: 19:43:29 : xgui vivado_mode: xpg_bd
MIG: 19:43:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:43:29 : Reading D:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 19:43:30 : 
MIG: 19:43:30 : Inside fn mem: DDR3
MIG: 19:43:30 : QDRII+ Inside fn ui: 100000000
MIG: 19:43:30 : cntrl:  memtype: DDR3
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:43:30 : 
MIG: 19:43:30 : 
MIG: 19:43:30 : 
MIG: 19:43:30 : 
MIG: 19:43:30 :  polarity_value: 1
MIG: 19:43:30 : 
MIG: 19:43:30 : 
MIG: 19:43:30 : cntrl:  memtype: DDR3
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 19:43:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 19:43:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 19:43:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 19:43:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 19:43:30 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 19:43:30 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 19:43:30 : 
MIG: 19:43:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:43:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 19:43:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: ECC ==> OFF
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 19:43:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:43:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:43:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:43:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:43:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 19:43:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:43:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 19:43:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:43:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:43:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:43:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:43:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:43:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:43:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:43:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:43:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:43:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:43:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 19:43:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:43:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:43:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:43:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:43:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:43:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:43:30 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 19:43:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:43:30 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:43:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:43:30 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 19:43:30 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:43:30 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 19:43:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:43:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:43:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:43:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:43:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:43:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 19:43:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 19:43:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 19:43:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 19:43:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 19:43:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:43:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 19:43:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 19:43:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:43:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 19:43:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 19:43:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 19:43:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 19:43:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 19:43:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 19:43:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:43:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:43:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:43:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:43:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 19:43:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:43:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:43:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:43:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:43:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:43:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:43:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:43:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:43:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:43:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 19:43:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 19:43:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:43:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 19:43:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:43:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:43:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:43:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:43:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:43:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:43:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:43:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:43:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 19:43:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:43:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:43:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:43:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:43:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:43:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:43:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:43:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:43:30 : 
MIG: 19:43:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:43:30 : 
MIG: 19:43:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:43:30 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:43:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 19:43:30 : 
MIG: 19:43:30 : 
MIG: 19:43:30 : 
MIG: 19:43:30 : Same Interface
MIG: 19:45:44 : Running synthesis.xit
MIG: 19:45:44 : ################# RUNNING MIG BATCH ###################
MIG: 19:45:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:45:44 : synp_flow:  -- synthesis_mode: Other
MIG: 19:45:44 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:45:44 : vivado_mode: xpg_bd
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:44 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 1
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 : isPortInterface: 0
MIG: 19:45:45 :  locked false  
MIG: 19:45:45 : HDL Language: Verilog
MIG: 19:45:45 : compInfo: false
MIG: 19:45:45 : Vivado Options xc7a200t sbg484 -1
MIG: 19:45:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:45:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:45:45 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:45:45 : I am in catch area
MIG: 19:45:45 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:45:55 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:45:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:45:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:45:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:45:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:45:55 : Running vhdl_synth_rpr.xit
MIG: 19:45:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:45:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:45:56 : ################# RUNNING MIG BATCH ###################
MIG: 19:45:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:45:56 : synp_flow:  -- synthesis_mode: Other
MIG: 19:45:56 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:45:56 : vivado_mode: xpg_bd
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 1
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 : isPortInterface: 0
MIG: 19:45:56 :  locked false  
MIG: 19:45:56 : HDL Language: Verilog
MIG: 19:45:56 : compInfo: false
MIG: 19:45:56 : Vivado Options xc7a200t sbg484 -1
MIG: 19:45:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:45:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:45:56 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:45:56 : I am in catch area
MIG: 19:45:56 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:06 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:46:06 : Running simulation.xit
MIG: 19:46:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:46:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:46:06 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:46:06 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:06 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:46:06 : vivado_mode: xpg_bd
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 1
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 : isPortInterface: 0
MIG: 19:46:06 :  locked false  
MIG: 19:46:06 : HDL Language: Verilog
MIG: 19:46:06 : compInfo: false
MIG: 19:46:06 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:46:06 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:46:06 : I am in catch area
MIG: 19:46:06 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:16 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:46:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:46:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:46:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:46:17 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:46:17 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:17 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:46:17 : vivado_mode: xpg_bd
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 1
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 : isPortInterface: 0
MIG: 19:46:17 :  locked false  
MIG: 19:46:17 : HDL Language: Verilog
MIG: 19:46:17 : compInfo: false
MIG: 19:46:17 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:46:17 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:46:17 : I am in catch area
MIG: 19:46:17 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:27 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:46:27 : Running implementation.xit
MIG: 19:46:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:46:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:46:28 : ################# RUNNING MIG BATCH ###################
MIG: 19:46:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:46:28 : synp_flow:  -- synthesis_mode: Other
MIG: 19:46:28 : outputDirectory: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:46:28 : vivado_mode: xpg_bd
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 1
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 : isPortInterface: 0
MIG: 19:46:28 :  locked false  
MIG: 19:46:28 : HDL Language: Verilog
MIG: 19:46:28 : compInfo: false
MIG: 19:46:28 : Vivado Options xc7a200t sbg484 -1
MIG: 19:46:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:46:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:46:28 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:46:28 : I am in catch area
MIG: 19:46:28 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:46:38 : XML_INPUT_FILE: d:/Xilinx_2015/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:46:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:46:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:46:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:46:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:29:50 : xml_input_file: mig_b.prj
MIG: 21:29:50 : Absolute path of xml_input_file: e:/Downloads/NexysVideo-master-20170209T214948Z/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:29:50 : xml_input_file: mig_b.prj
MIG: 21:29:50 : Absolute path of xml_input_file: e:/Downloads/NexysVideo-master-20170209T214948Z/NexysVideo-master/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:29:32 : xml_input_file: mig_b.prj
MIG: 18:29:32 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:29:32 : xml_input_file: mig_b.prj
MIG: 18:29:32 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:00 : Running synthesis.xit
MIG: 18:30:00 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:00 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:00 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:00 : vivado_mode: xpg_bd
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:00 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 1
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 : isPortInterface: 0
MIG: 18:30:01 :  locked false  
MIG: 18:30:01 : HDL Language: Verilog
MIG: 18:30:01 : compInfo: false
MIG: 18:30:01 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:01 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:01 : I am in catch area
MIG: 18:30:01 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:25 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:27 : Running vhdl_synth_rpr.xit
MIG: 18:30:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:30:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:30:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:27 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:27 : vivado_mode: xpg_bd
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:27 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 1
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 : isPortInterface: 0
MIG: 18:30:28 :  locked false  
MIG: 18:30:28 : HDL Language: Verilog
MIG: 18:30:28 : compInfo: false
MIG: 18:30:28 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:28 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:28 : I am in catch area
MIG: 18:30:28 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:39 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:40 : Running simulation.xit
MIG: 18:30:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:40 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:40 : vivado_mode: xpg_bd
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 1
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 :  locked false  
MIG: 18:30:40 : HDL Language: Verilog
MIG: 18:30:40 : compInfo: false
MIG: 18:30:40 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:40 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:40 : I am in catch area
MIG: 18:30:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:52 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:30:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:30:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:30:54 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:54 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:54 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:54 : vivado_mode: xpg_bd
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 1
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 : isPortInterface: 0
MIG: 18:30:54 :  locked false  
MIG: 18:30:54 : HDL Language: Verilog
MIG: 18:30:54 : compInfo: false
MIG: 18:30:54 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:54 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:54 : I am in catch area
MIG: 18:30:54 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:31:05 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:31:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:31:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:31:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:31:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:31:06 : Running implementation.xit
MIG: 18:31:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:31:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:31:06 : ################# RUNNING MIG BATCH ###################
MIG: 18:31:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:31:06 : synp_flow:  -- synthesis_mode: Other
MIG: 18:31:06 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:31:06 : vivado_mode: xpg_bd
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 1
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 : isPortInterface: 0
MIG: 18:31:06 :  locked false  
MIG: 18:31:06 : HDL Language: Verilog
MIG: 18:31:06 : compInfo: false
MIG: 18:31:06 : Vivado Options xc7a200t sbg484 -1
MIG: 18:31:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:31:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:31:06 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:31:06 : I am in catch area
MIG: 18:31:06 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:31:18 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v2/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:31:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:31:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:31:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:31:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:49:59 : xml_input_file: mig_b.prj
MIG: 02:49:59 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:49:59 : xml_input_file: mig_b.prj
MIG: 02:49:59 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:50:32 : Running synthesis.xit
MIG: 02:50:32 : ################# RUNNING MIG BATCH ###################
MIG: 02:50:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:50:32 : synp_flow:  -- synthesis_mode: Other
MIG: 02:50:32 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:50:32 : vivado_mode: xpg_bd
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:32 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 1
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 : isPortInterface: 0
MIG: 02:50:33 :  locked false  
MIG: 02:50:33 : HDL Language: Verilog
MIG: 02:50:33 : compInfo: false
MIG: 02:50:33 : Vivado Options xc7a200t sbg484 -1
MIG: 02:50:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:50:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:50:33 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:50:33 : I am in catch area
MIG: 02:50:33 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:51:08 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:51:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:51:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:51:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:51:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:51:12 : Running vhdl_synth_rpr.xit
MIG: 02:51:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:51:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:51:12 : ################# RUNNING MIG BATCH ###################
MIG: 02:51:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:51:12 : synp_flow:  -- synthesis_mode: Other
MIG: 02:51:12 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:51:12 : vivado_mode: xpg_bd
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:12 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 1
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 : isPortInterface: 0
MIG: 02:51:13 :  locked false  
MIG: 02:51:13 : HDL Language: Verilog
MIG: 02:51:13 : compInfo: false
MIG: 02:51:13 : Vivado Options xc7a200t sbg484 -1
MIG: 02:51:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:51:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:51:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:51:13 : I am in catch area
MIG: 02:51:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:51:25 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:51:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:51:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:51:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:51:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:51:26 : Running simulation.xit
MIG: 02:51:26 : ################# RUNNING MIG BATCH ###################
MIG: 02:51:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:51:26 : synp_flow:  -- synthesis_mode: Other
MIG: 02:51:26 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:51:26 : vivado_mode: xpg_bd
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:26 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 1
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 : isPortInterface: 0
MIG: 02:51:27 :  locked false  
MIG: 02:51:27 : HDL Language: Verilog
MIG: 02:51:27 : compInfo: false
MIG: 02:51:27 : Vivado Options xc7a200t sbg484 -1
MIG: 02:51:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:51:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:51:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:51:27 : I am in catch area
MIG: 02:51:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:51:39 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:51:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:51:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:51:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:51:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:51:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:51:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:51:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:51:41 : ################# RUNNING MIG BATCH ###################
MIG: 02:51:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:51:41 : synp_flow:  -- synthesis_mode: Other
MIG: 02:51:41 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:51:41 : vivado_mode: xpg_bd
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 1
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 : isPortInterface: 0
MIG: 02:51:41 :  locked false  
MIG: 02:51:41 : HDL Language: Verilog
MIG: 02:51:41 : compInfo: false
MIG: 02:51:41 : Vivado Options xc7a200t sbg484 -1
MIG: 02:51:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:51:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:51:41 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:51:41 : I am in catch area
MIG: 02:51:41 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:51:54 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:51:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:51:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:51:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:51:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:51:54 : Running implementation.xit
MIG: 02:51:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:51:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:51:54 : ################# RUNNING MIG BATCH ###################
MIG: 02:51:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:51:54 : synp_flow:  -- synthesis_mode: Other
MIG: 02:51:54 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:51:54 : vivado_mode: xpg_bd
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:54 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 1
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 : isPortInterface: 0
MIG: 02:51:55 :  locked false  
MIG: 02:51:55 : HDL Language: Verilog
MIG: 02:51:55 : compInfo: false
MIG: 02:51:55 : Vivado Options xc7a200t sbg484 -1
MIG: 02:51:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:51:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:51:55 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:51:55 : I am in catch area
MIG: 02:51:55 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:52:07 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:52:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:52:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:52:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:52:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:34:24 : xml_input_file: mig_b.prj
MIG: 14:34:24 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:34:24 : xml_input_file: mig_b.prj
MIG: 14:34:24 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:34:52 : Running synthesis.xit
MIG: 14:34:53 : ################# RUNNING MIG BATCH ###################
MIG: 14:34:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:34:53 : synp_flow:  -- synthesis_mode: Other
MIG: 14:34:53 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:34:53 : vivado_mode: xpg_bd
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 1
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 : isPortInterface: 0
MIG: 14:34:53 :  locked false  
MIG: 14:34:53 : HDL Language: Verilog
MIG: 14:34:53 : compInfo: false
MIG: 14:34:53 : Vivado Options xc7a200t sbg484 -1
MIG: 14:34:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:34:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:34:53 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:34:53 : I am in catch area
MIG: 14:34:53 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:14 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:35:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:35:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:35:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:35:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:16 : Running vhdl_synth_rpr.xit
MIG: 14:35:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:35:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:35:16 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:35:16 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:17 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:35:17 : vivado_mode: xpg_bd
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 1
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 : isPortInterface: 0
MIG: 14:35:17 :  locked false  
MIG: 14:35:17 : HDL Language: Verilog
MIG: 14:35:17 : compInfo: false
MIG: 14:35:17 : Vivado Options xc7a200t sbg484 -1
MIG: 14:35:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:35:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:35:17 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:35:17 : I am in catch area
MIG: 14:35:17 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:31 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:35:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:35:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:35:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:35:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:31 : Running simulation.xit
MIG: 14:35:31 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:35:31 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:31 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:35:31 : vivado_mode: xpg_bd
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:31 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 1
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 : isPortInterface: 0
MIG: 14:35:32 :  locked false  
MIG: 14:35:32 : HDL Language: Verilog
MIG: 14:35:32 : compInfo: false
MIG: 14:35:32 : Vivado Options xc7a200t sbg484 -1
MIG: 14:35:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:35:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:35:32 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:35:32 : I am in catch area
MIG: 14:35:32 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:35:46 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:35:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:35:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:35:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:35:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:35:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:35:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:35:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:35:48 : ################# RUNNING MIG BATCH ###################
MIG: 14:35:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:35:48 : synp_flow:  -- synthesis_mode: Other
MIG: 14:35:48 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:35:48 : vivado_mode: xpg_bd
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 1
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 : isPortInterface: 0
MIG: 14:35:48 :  locked false  
MIG: 14:35:48 : HDL Language: Verilog
MIG: 14:35:48 : compInfo: false
MIG: 14:35:48 : Vivado Options xc7a200t sbg484 -1
MIG: 14:35:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:35:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:35:48 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:35:48 : I am in catch area
MIG: 14:35:48 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:36:02 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:36:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:36:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:36:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:36:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:36:02 : Running implementation.xit
MIG: 14:36:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:36:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:36:02 : ################# RUNNING MIG BATCH ###################
MIG: 14:36:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:36:02 : synp_flow:  -- synthesis_mode: Other
MIG: 14:36:02 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:36:02 : vivado_mode: xpg_bd
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:02 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 1
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 : isPortInterface: 0
MIG: 14:36:03 :  locked false  
MIG: 14:36:03 : HDL Language: Verilog
MIG: 14:36:03 : compInfo: false
MIG: 14:36:03 : Vivado Options xc7a200t sbg484 -1
MIG: 14:36:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:36:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:36:03 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:36:03 : I am in catch area
MIG: 14:36:03 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:36:15 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:36:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:36:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:36:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:36:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:46:39 : Running synthesis.xit
MIG: 15:46:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:46:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:39 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:46:39 : vivado_mode: xpg_bd
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 1
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 : isPortInterface: 0
MIG: 15:46:39 :  locked false  
MIG: 15:46:39 : HDL Language: Verilog
MIG: 15:46:39 : compInfo: false
MIG: 15:46:39 : Vivado Options xc7a200t sbg484 -1
MIG: 15:46:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:46:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:46:39 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:46:39 : I am in catch area
MIG: 15:46:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:46:58 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:46:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:46:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:46:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:46:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:00 : Running vhdl_synth_rpr.xit
MIG: 15:47:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:47:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:47:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:47:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:01 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:47:01 : vivado_mode: xpg_bd
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 1
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 :  locked false  
MIG: 15:47:01 : HDL Language: Verilog
MIG: 15:47:01 : compInfo: false
MIG: 15:47:01 : Vivado Options xc7a200t sbg484 -1
MIG: 15:47:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:47:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:01 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:01 : I am in catch area
MIG: 15:47:01 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:13 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:47:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:47:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:47:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:47:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:13 : Running simulation.xit
MIG: 15:47:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:47:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:13 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:47:13 : vivado_mode: xpg_bd
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:13 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 1
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 : isPortInterface: 0
MIG: 15:47:14 :  locked false  
MIG: 15:47:14 : HDL Language: Verilog
MIG: 15:47:14 : compInfo: false
MIG: 15:47:14 : Vivado Options xc7a200t sbg484 -1
MIG: 15:47:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:47:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:14 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:14 : I am in catch area
MIG: 15:47:14 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:25 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:47:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:47:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:47:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:47:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:47:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:47:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:47:27 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:47:27 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:27 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:47:27 : vivado_mode: xpg_bd
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 1
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 : isPortInterface: 0
MIG: 15:47:27 :  locked false  
MIG: 15:47:27 : HDL Language: Verilog
MIG: 15:47:27 : compInfo: false
MIG: 15:47:27 : Vivado Options xc7a200t sbg484 -1
MIG: 15:47:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:47:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:27 : I am in catch area
MIG: 15:47:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:39 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:47:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:47:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:47:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:47:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:39 : Running implementation.xit
MIG: 15:47:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:47:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:47:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:47:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:39 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:47:39 : vivado_mode: xpg_bd
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:39 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 1
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 : isPortInterface: 0
MIG: 15:47:40 :  locked false  
MIG: 15:47:40 : HDL Language: Verilog
MIG: 15:47:40 : compInfo: false
MIG: 15:47:40 : Vivado Options xc7a200t sbg484 -1
MIG: 15:47:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:47:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:40 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:40 : I am in catch area
MIG: 15:47:40 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:51 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:47:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:47:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:47:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:47:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:21:38 : xml_input_file: mig_b.prj
MIG: 20:21:38 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:21:38 : xml_input_file: mig_b.prj
MIG: 20:21:38 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:22:05 : Running synthesis.xit
MIG: 20:22:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:22:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:06 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:22:06 : vivado_mode: xpg_bd
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 1
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 : isPortInterface: 0
MIG: 20:22:06 :  locked false  
MIG: 20:22:06 : HDL Language: Verilog
MIG: 20:22:06 : compInfo: false
MIG: 20:22:06 : Vivado Options xc7a200t sbg484 -1
MIG: 20:22:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:22:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:22:06 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:22:06 : I am in catch area
MIG: 20:22:06 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:24 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:22:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:22:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:22:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:22:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:26 : Running vhdl_synth_rpr.xit
MIG: 20:22:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:22:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:22:26 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:22:26 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:26 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:22:26 : vivado_mode: xpg_bd
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:26 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 1
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 : isPortInterface: 0
MIG: 20:22:27 :  locked false  
MIG: 20:22:27 : HDL Language: Verilog
MIG: 20:22:27 : compInfo: false
MIG: 20:22:27 : Vivado Options xc7a200t sbg484 -1
MIG: 20:22:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:22:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:22:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:22:27 : I am in catch area
MIG: 20:22:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:38 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:22:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:22:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:22:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:22:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:39 : Running simulation.xit
MIG: 20:22:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:22:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:39 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:22:39 : vivado_mode: xpg_bd
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 1
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 : isPortInterface: 0
MIG: 20:22:39 :  locked false  
MIG: 20:22:39 : HDL Language: Verilog
MIG: 20:22:39 : compInfo: false
MIG: 20:22:39 : Vivado Options xc7a200t sbg484 -1
MIG: 20:22:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:22:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:22:39 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:22:39 : I am in catch area
MIG: 20:22:39 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:50 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:22:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:22:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:22:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:22:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:22:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:22:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:22:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:22:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:52 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:22:52 : vivado_mode: xpg_bd
MIG: 20:22:52 : isPortInterface: 0
MIG: 20:22:52 : isPortInterface: 0
MIG: 20:22:52 : isPortInterface: 0
MIG: 20:22:52 : isPortInterface: 0
MIG: 20:22:52 : isPortInterface: 0
MIG: 20:22:52 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 1
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 : isPortInterface: 0
MIG: 20:22:53 :  locked false  
MIG: 20:22:53 : HDL Language: Verilog
MIG: 20:22:53 : compInfo: false
MIG: 20:22:53 : Vivado Options xc7a200t sbg484 -1
MIG: 20:22:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:22:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:22:53 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:22:53 : I am in catch area
MIG: 20:22:53 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:23:04 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:23:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:23:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:23:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:23:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 20:23:05 : Running implementation.xit
MIG: 20:23:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 20:23:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:23:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:23:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 20:23:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:23:05 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 20:23:05 : vivado_mode: xpg_bd
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 1
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 : isPortInterface: 0
MIG: 20:23:05 :  locked false  
MIG: 20:23:05 : HDL Language: Verilog
MIG: 20:23:05 : compInfo: false
MIG: 20:23:05 : Vivado Options xc7a200t sbg484 -1
MIG: 20:23:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:23:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:23:05 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:23:05 : I am in catch area
MIG: 20:23:05 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 20:23:17 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 20:23:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 20:23:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 20:23:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 20:23:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:51:06 : xml_input_file: mig_b.prj
MIG: 16:51:06 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:51:06 : xml_input_file: mig_b.prj
MIG: 16:51:06 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:10:45 : Running synthesis.xit
MIG: 17:10:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:10:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:45 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:10:45 : vivado_mode: xpg_bd
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 1
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 : isPortInterface: 0
MIG: 17:10:45 :  locked false  
MIG: 17:10:45 : HDL Language: Verilog
MIG: 17:10:45 : compInfo: false
MIG: 17:10:45 : Vivado Options xc7a200t sbg484 -1
MIG: 17:10:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:10:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:10:45 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:10:45 : I am in catch area
MIG: 17:10:45 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:11:12 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:11:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:11:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:11:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:11:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:11:14 : Running vhdl_synth_rpr.xit
MIG: 17:11:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:11:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:11:14 : ################# RUNNING MIG BATCH ###################
MIG: 17:11:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:11:14 : synp_flow:  -- synthesis_mode: Other
MIG: 17:11:14 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:11:14 : vivado_mode: xpg_bd
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 1
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 : isPortInterface: 0
MIG: 17:11:14 :  locked false  
MIG: 17:11:14 : HDL Language: Verilog
MIG: 17:11:14 : compInfo: false
MIG: 17:11:14 : Vivado Options xc7a200t sbg484 -1
MIG: 17:11:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:11:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:11:14 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:11:14 : I am in catch area
MIG: 17:11:14 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:11:27 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:11:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:11:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:11:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:11:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:11:28 : Running simulation.xit
MIG: 17:11:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:11:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:11:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:11:28 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:11:28 : vivado_mode: xpg_bd
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:28 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 1
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 : isPortInterface: 0
MIG: 17:11:29 :  locked false  
MIG: 17:11:29 : HDL Language: Verilog
MIG: 17:11:29 : compInfo: false
MIG: 17:11:29 : Vivado Options xc7a200t sbg484 -1
MIG: 17:11:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:11:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:11:29 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:11:29 : I am in catch area
MIG: 17:11:29 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:11:40 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:11:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:11:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:11:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:11:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:11:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:11:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:11:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:11:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:11:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:11:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:11:42 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:11:42 : vivado_mode: xpg_bd
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 1
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 : isPortInterface: 0
MIG: 17:11:42 :  locked false  
MIG: 17:11:42 : HDL Language: Verilog
MIG: 17:11:42 : compInfo: false
MIG: 17:11:42 : Vivado Options xc7a200t sbg484 -1
MIG: 17:11:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:11:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:11:42 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:11:42 : I am in catch area
MIG: 17:11:42 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:11:54 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:11:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:11:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:11:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:11:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:11:55 : Running implementation.xit
MIG: 17:11:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:11:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:11:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:11:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:11:55 : synp_flow:  -- synthesis_mode: Other
MIG: 17:11:55 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:11:55 : vivado_mode: xpg_bd
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 1
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 : isPortInterface: 0
MIG: 17:11:55 :  locked false  
MIG: 17:11:55 : HDL Language: Verilog
MIG: 17:11:55 : compInfo: false
MIG: 17:11:55 : Vivado Options xc7a200t sbg484 -1
MIG: 17:11:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:11:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:11:55 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:11:55 : I am in catch area
MIG: 17:11:55 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:12:08 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:12:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:12:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:12:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:12:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:30:26 : Running synthesis.xit
MIG: 17:30:26 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:30:26 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:26 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:30:26 : vivado_mode: xpg_bd
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 1
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 : isPortInterface: 0
MIG: 17:30:26 :  locked false  
MIG: 17:30:26 : HDL Language: Verilog
MIG: 17:30:26 : compInfo: false
MIG: 17:30:26 : Vivado Options xc7a200t sbg484 -1
MIG: 17:30:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:30:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:30:26 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:30:26 : I am in catch area
MIG: 17:30:26 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:30:39 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:30:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:30:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:30:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:30:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:30:41 : Running vhdl_synth_rpr.xit
MIG: 17:30:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:30:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:30:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:30:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:41 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:30:41 : vivado_mode: xpg_bd
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 1
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 : isPortInterface: 0
MIG: 17:30:41 :  locked false  
MIG: 17:30:41 : HDL Language: Verilog
MIG: 17:30:41 : compInfo: false
MIG: 17:30:41 : Vivado Options xc7a200t sbg484 -1
MIG: 17:30:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:30:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:30:41 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:30:41 : I am in catch area
MIG: 17:30:41 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:30:52 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:30:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:30:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:30:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:30:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:30:53 : Running simulation.xit
MIG: 17:30:53 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:53 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:30:53 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:53 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:30:53 : vivado_mode: xpg_bd
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 1
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 : isPortInterface: 0
MIG: 17:30:53 :  locked false  
MIG: 17:30:53 : HDL Language: Verilog
MIG: 17:30:53 : compInfo: false
MIG: 17:30:53 : Vivado Options xc7a200t sbg484 -1
MIG: 17:30:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:30:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:30:53 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:30:53 : I am in catch area
MIG: 17:30:53 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:31:05 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:31:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:31:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:31:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:31:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:31:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:31:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:31:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:31:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:31:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:31:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:31:07 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:31:07 : vivado_mode: xpg_bd
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 1
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 : isPortInterface: 0
MIG: 17:31:07 :  locked false  
MIG: 17:31:07 : HDL Language: Verilog
MIG: 17:31:07 : compInfo: false
MIG: 17:31:07 : Vivado Options xc7a200t sbg484 -1
MIG: 17:31:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:31:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:31:07 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:31:07 : I am in catch area
MIG: 17:31:07 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:31:18 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:31:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:31:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:31:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:31:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:31:19 : Running implementation.xit
MIG: 17:31:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:31:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:31:19 : ################# RUNNING MIG BATCH ###################
MIG: 17:31:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:31:19 : synp_flow:  -- synthesis_mode: Other
MIG: 17:31:19 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:31:19 : vivado_mode: xpg_bd
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 1
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 : isPortInterface: 0
MIG: 17:31:19 :  locked false  
MIG: 17:31:19 : HDL Language: Verilog
MIG: 17:31:19 : compInfo: false
MIG: 17:31:19 : Vivado Options xc7a200t sbg484 -1
MIG: 17:31:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:31:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:31:19 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:31:19 : I am in catch area
MIG: 17:31:19 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:31:30 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:31:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:31:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:31:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:31:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:54:21 : Running synthesis.xit
MIG: 19:54:21 : ################# RUNNING MIG BATCH ###################
MIG: 19:54:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:54:21 : synp_flow:  -- synthesis_mode: Other
MIG: 19:54:21 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:54:21 : vivado_mode: xpg_bd
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 1
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 : isPortInterface: 0
MIG: 19:54:21 :  locked false  
MIG: 19:54:21 : HDL Language: Verilog
MIG: 19:54:21 : compInfo: false
MIG: 19:54:21 : Vivado Options xc7a200t sbg484 -1
MIG: 19:54:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:54:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:54:21 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:54:21 : I am in catch area
MIG: 19:54:22 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:54:41 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:54:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:54:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:54:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:54:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:54:43 : Running vhdl_synth_rpr.xit
MIG: 19:54:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:54:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:54:43 : ################# RUNNING MIG BATCH ###################
MIG: 19:54:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:54:43 : synp_flow:  -- synthesis_mode: Other
MIG: 19:54:43 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:54:43 : vivado_mode: xpg_bd
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 1
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 : isPortInterface: 0
MIG: 19:54:43 :  locked false  
MIG: 19:54:43 : HDL Language: Verilog
MIG: 19:54:43 : compInfo: false
MIG: 19:54:43 : Vivado Options xc7a200t sbg484 -1
MIG: 19:54:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:54:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:54:43 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:54:43 : I am in catch area
MIG: 19:54:43 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:54:55 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:54:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:54:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:54:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:54:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:54:56 : Running simulation.xit
MIG: 19:54:56 : ################# RUNNING MIG BATCH ###################
MIG: 19:54:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:54:56 : synp_flow:  -- synthesis_mode: Other
MIG: 19:54:56 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:54:56 : vivado_mode: xpg_bd
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 1
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 : isPortInterface: 0
MIG: 19:54:56 :  locked false  
MIG: 19:54:56 : HDL Language: Verilog
MIG: 19:54:56 : compInfo: false
MIG: 19:54:56 : Vivado Options xc7a200t sbg484 -1
MIG: 19:54:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:54:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:54:56 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:54:56 : I am in catch area
MIG: 19:54:56 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:55:08 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:55:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:55:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:55:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:55:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:55:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:55:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:55:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:55:10 : ################# RUNNING MIG BATCH ###################
MIG: 19:55:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:55:10 : synp_flow:  -- synthesis_mode: Other
MIG: 19:55:10 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:55:10 : vivado_mode: xpg_bd
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 1
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 : isPortInterface: 0
MIG: 19:55:10 :  locked false  
MIG: 19:55:10 : HDL Language: Verilog
MIG: 19:55:10 : compInfo: false
MIG: 19:55:10 : Vivado Options xc7a200t sbg484 -1
MIG: 19:55:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:55:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:55:10 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:55:10 : I am in catch area
MIG: 19:55:10 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:55:22 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:55:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:55:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:55:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:55:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:55:22 : Running implementation.xit
MIG: 19:55:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:55:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:55:22 : ################# RUNNING MIG BATCH ###################
MIG: 19:55:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:55:22 : synp_flow:  -- synthesis_mode: Other
MIG: 19:55:22 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:55:22 : vivado_mode: xpg_bd
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:22 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 1
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 : isPortInterface: 0
MIG: 19:55:23 :  locked false  
MIG: 19:55:23 : HDL Language: Verilog
MIG: 19:55:23 : compInfo: false
MIG: 19:55:23 : Vivado Options xc7a200t sbg484 -1
MIG: 19:55:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:55:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:55:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:55:23 : I am in catch area
MIG: 19:55:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:55:34 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:55:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:55:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:55:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:55:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:04:09 : xml_input_file: mig_b.prj
MIG: 01:04:09 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:04:09 : xml_input_file: mig_b.prj
MIG: 01:04:09 : Absolute path of xml_input_file: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:04:37 : Running synthesis.xit
MIG: 01:04:37 : ################# RUNNING MIG BATCH ###################
MIG: 01:04:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:04:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:04:37 : outputDirectory: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:04:37 : vivado_mode: xpg_bd
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:37 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 1
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 : isPortInterface: 0
MIG: 01:04:38 :  locked false  
MIG: 01:04:38 : HDL Language: Verilog
MIG: 01:04:38 : compInfo: false
MIG: 01:04:38 : Vivado Options xc7a200t sbg484 -1
MIG: 01:04:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:04:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:04:38 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:04:38 : I am in catch area
MIG: 01:04:38 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:04:58 : XML_INPUT_FILE: c:/Xilinx/Projects/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:04:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:04:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:04:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:04:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:19:56 : xml_input_file: mig_b.prj
MIG: 01:19:56 : Absolute path of xml_input_file: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:19:56 : xml_input_file: mig_b.prj
MIG: 01:19:56 : Absolute path of xml_input_file: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:20:23 : Running synthesis.xit
MIG: 01:20:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:20:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:20:23 : ################# RUNNING MIG BATCH ###################
MIG: 01:20:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:20:23 : synp_flow:  -- synthesis_mode: Other
MIG: 01:20:23 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:20:23 : vivado_mode: xpg_bd
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 1
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 : isPortInterface: 0
MIG: 01:20:23 :  locked false  
MIG: 01:20:23 : HDL Language: Verilog
MIG: 01:20:23 : compInfo: false
MIG: 01:20:23 : Vivado Options xc7a200t sbg484 -1
MIG: 01:20:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:20:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:20:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:20:23 : I am in catch area
MIG: 01:20:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:20:35 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:20:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:20:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:20:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:20:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:20:37 : Running vhdl_synth_rpr.xit
MIG: 01:20:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:20:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:20:37 : ################# RUNNING MIG BATCH ###################
MIG: 01:20:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:20:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:20:37 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:20:37 : vivado_mode: xpg_bd
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 1
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 : isPortInterface: 0
MIG: 01:20:37 :  locked false  
MIG: 01:20:37 : HDL Language: Verilog
MIG: 01:20:37 : compInfo: false
MIG: 01:20:37 : Vivado Options xc7a200t sbg484 -1
MIG: 01:20:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:20:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:20:37 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:20:37 : I am in catch area
MIG: 01:20:37 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:20:49 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:20:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:20:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:20:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:20:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:20:49 : Running simulation.xit
MIG: 01:20:50 : ################# RUNNING MIG BATCH ###################
MIG: 01:20:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:20:50 : synp_flow:  -- synthesis_mode: Other
MIG: 01:20:50 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:20:50 : vivado_mode: xpg_bd
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 1
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 : isPortInterface: 0
MIG: 01:20:50 :  locked false  
MIG: 01:20:50 : HDL Language: Verilog
MIG: 01:20:50 : compInfo: false
MIG: 01:20:50 : Vivado Options xc7a200t sbg484 -1
MIG: 01:20:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:20:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:20:50 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:20:50 : I am in catch area
MIG: 01:20:50 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:21:01 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:21:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:21:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:21:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:21:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:21:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:21:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:21:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:21:03 : ################# RUNNING MIG BATCH ###################
MIG: 01:21:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:21:03 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:03 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:21:03 : vivado_mode: xpg_bd
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 1
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:03 : isPortInterface: 0
MIG: 01:21:04 : isPortInterface: 0
MIG: 01:21:04 : isPortInterface: 0
MIG: 01:21:04 : isPortInterface: 0
MIG: 01:21:04 : isPortInterface: 0
MIG: 01:21:04 : isPortInterface: 0
MIG: 01:21:04 : isPortInterface: 0
MIG: 01:21:04 :  locked false  
MIG: 01:21:04 : HDL Language: Verilog
MIG: 01:21:04 : compInfo: false
MIG: 01:21:04 : Vivado Options xc7a200t sbg484 -1
MIG: 01:21:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:21:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:21:04 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:21:04 : I am in catch area
MIG: 01:21:04 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:21:15 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:21:15 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:21:15 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:21:15 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:21:15 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:21:15 : Running implementation.xit
MIG: 01:21:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:21:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:21:16 : ################# RUNNING MIG BATCH ###################
MIG: 01:21:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:21:16 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:16 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:21:16 : vivado_mode: xpg_bd
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 1
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 : isPortInterface: 0
MIG: 01:21:16 :  locked false  
MIG: 01:21:16 : HDL Language: Verilog
MIG: 01:21:16 : compInfo: false
MIG: 01:21:16 : Vivado Options xc7a200t sbg484 -1
MIG: 01:21:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:21:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:21:16 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:21:16 : I am in catch area
MIG: 01:21:16 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:21:27 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:21:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:21:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:21:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:21:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:55:26 : xml_input_file: mig_b.prj
MIG: 15:55:27 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:55:27 : xml_input_file: mig_b.prj
MIG: 15:55:27 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:55:49 : Running synthesis.xit
MIG: 15:55:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:55:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:55:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:55:49 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:55:49 : vivado_mode: xpg_bd
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 1
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 : isPortInterface: 0
MIG: 15:55:49 :  locked false  
MIG: 15:55:49 : HDL Language: Verilog
MIG: 15:55:49 : compInfo: false
MIG: 15:55:49 : Vivado Options xc7a200t sbg484 -1
MIG: 15:55:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:55:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:55:49 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:55:49 : I am in catch area
MIG: 15:55:49 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:56:12 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:56:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:56:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:56:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:56:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:56:13 : Running vhdl_synth_rpr.xit
MIG: 15:56:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:56:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:56:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:56:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:56:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:56:13 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:56:13 : vivado_mode: xpg_bd
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 1
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 : isPortInterface: 0
MIG: 15:56:13 :  locked false  
MIG: 15:56:13 : HDL Language: Verilog
MIG: 15:56:13 : compInfo: false
MIG: 15:56:13 : Vivado Options xc7a200t sbg484 -1
MIG: 15:56:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:56:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:56:13 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:56:13 : I am in catch area
MIG: 15:56:13 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:56:22 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:56:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:56:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:56:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:56:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:56:23 : Running simulation.xit
MIG: 15:56:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:56:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:56:23 : synp_flow:  -- synthesis_mode: Other
MIG: 15:56:23 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:56:23 : vivado_mode: xpg_bd
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 1
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 : isPortInterface: 0
MIG: 15:56:23 :  locked false  
MIG: 15:56:23 : HDL Language: Verilog
MIG: 15:56:23 : compInfo: false
MIG: 15:56:23 : Vivado Options xc7a200t sbg484 -1
MIG: 15:56:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:56:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:56:23 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:56:23 : I am in catch area
MIG: 15:56:23 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:56:32 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:56:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:56:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:56:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:56:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:56:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:56:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:56:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:56:33 : ################# RUNNING MIG BATCH ###################
MIG: 15:56:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:56:33 : synp_flow:  -- synthesis_mode: Other
MIG: 15:56:33 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:56:33 : vivado_mode: xpg_bd
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 1
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 : isPortInterface: 0
MIG: 15:56:33 :  locked false  
MIG: 15:56:33 : HDL Language: Verilog
MIG: 15:56:33 : compInfo: false
MIG: 15:56:33 : Vivado Options xc7a200t sbg484 -1
MIG: 15:56:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:56:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:56:33 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:56:33 : I am in catch area
MIG: 15:56:33 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:56:42 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:56:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:56:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:56:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:56:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:56:43 : Running implementation.xit
MIG: 15:56:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:56:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:56:43 : ################# RUNNING MIG BATCH ###################
MIG: 15:56:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:56:43 : synp_flow:  -- synthesis_mode: Other
MIG: 15:56:43 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:56:43 : vivado_mode: xpg_bd
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 1
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 : isPortInterface: 0
MIG: 15:56:43 :  locked false  
MIG: 15:56:43 : HDL Language: Verilog
MIG: 15:56:43 : compInfo: false
MIG: 15:56:43 : Vivado Options xc7a200t sbg484 -1
MIG: 15:56:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:56:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:56:43 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:56:43 : I am in catch area
MIG: 15:56:43 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:56:52 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:56:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:56:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:56:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:56:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:06 : xml_input_file: mig_b.prj
MIG: 16:44:06 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:44:06 : xml_input_file: mig_b.prj
MIG: 16:44:06 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:44:42 : Running synthesis.xit
MIG: 16:44:42 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:44:42 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:42 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:44:42 : vivado_mode: xpg_bd
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 1
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 :  locked false  
MIG: 16:44:42 : HDL Language: Verilog
MIG: 16:44:42 : compInfo: false
MIG: 16:44:42 : Vivado Options xc7a200t sbg484 -1
MIG: 16:44:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:44:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:42 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:42 : I am in catch area
MIG: 16:44:42 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:52 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:44:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:44:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:44:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:44:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:52 : Running vhdl_synth_rpr.xit
MIG: 16:44:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:44:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:52 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:44:52 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:52 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:44:52 : vivado_mode: xpg_bd
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 1
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 : isPortInterface: 0
MIG: 16:44:52 :  locked false  
MIG: 16:44:52 : HDL Language: Verilog
MIG: 16:44:52 : compInfo: false
MIG: 16:44:52 : Vivado Options xc7a200t sbg484 -1
MIG: 16:44:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:44:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:52 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:52 : I am in catch area
MIG: 16:44:52 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:01 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:45:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:45:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:45:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:45:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:01 : Running simulation.xit
MIG: 16:45:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:45:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:02 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:45:02 : vivado_mode: xpg_bd
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 1
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 : isPortInterface: 0
MIG: 16:45:02 :  locked false  
MIG: 16:45:02 : HDL Language: Verilog
MIG: 16:45:02 : compInfo: false
MIG: 16:45:02 : Vivado Options xc7a200t sbg484 -1
MIG: 16:45:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:45:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:02 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:45:02 : I am in catch area
MIG: 16:45:02 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:11 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:45:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:45:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:45:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:45:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:45:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:45:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:45:11 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:45:11 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:11 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:45:11 : vivado_mode: xpg_bd
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 1
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 : isPortInterface: 0
MIG: 16:45:11 :  locked false  
MIG: 16:45:11 : HDL Language: Verilog
MIG: 16:45:11 : compInfo: false
MIG: 16:45:11 : Vivado Options xc7a200t sbg484 -1
MIG: 16:45:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:45:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:11 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:45:11 : I am in catch area
MIG: 16:45:11 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:20 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:45:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:45:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:45:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:45:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:20 : Running implementation.xit
MIG: 16:45:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 16:45:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:45:21 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 16:45:21 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:21 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 16:45:21 : vivado_mode: xpg_bd
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 1
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 : isPortInterface: 0
MIG: 16:45:21 :  locked false  
MIG: 16:45:21 : HDL Language: Verilog
MIG: 16:45:21 : compInfo: false
MIG: 16:45:21 : Vivado Options xc7a200t sbg484 -1
MIG: 16:45:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:45:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:21 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:45:21 : I am in catch area
MIG: 16:45:21 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:30 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 16:45:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 16:45:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 16:45:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 16:45:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:20:48 : xml_input_file: mig_b.prj
MIG: 17:20:48 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:20:48 : xml_input_file: mig_b.prj
MIG: 17:20:48 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:07 : Running synthesis.xit
MIG: 17:21:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:07 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:07 : vivado_mode: xpg_bd
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 1
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 : isPortInterface: 0
MIG: 17:21:07 :  locked false  
MIG: 17:21:07 : HDL Language: Verilog
MIG: 17:21:07 : compInfo: false
MIG: 17:21:07 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:07 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:21:07 : I am in catch area
MIG: 17:21:07 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:16 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:16 : Running vhdl_synth_rpr.xit
MIG: 17:21:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:21:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:21:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:16 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:16 : vivado_mode: xpg_bd
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:16 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 1
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 : isPortInterface: 0
MIG: 17:21:17 :  locked false  
MIG: 17:21:17 : HDL Language: Verilog
MIG: 17:21:17 : compInfo: false
MIG: 17:21:17 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:17 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:21:17 : I am in catch area
MIG: 17:21:17 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:25 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:26 : Running simulation.xit
MIG: 17:21:26 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:26 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:26 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:26 : vivado_mode: xpg_bd
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 1
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 : isPortInterface: 0
MIG: 17:21:26 :  locked false  
MIG: 17:21:26 : HDL Language: Verilog
MIG: 17:21:26 : compInfo: false
MIG: 17:21:26 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:26 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:21:26 : I am in catch area
MIG: 17:21:26 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:35 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:21:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:21:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:21:35 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:35 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:35 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:35 : vivado_mode: xpg_bd
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 1
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 : isPortInterface: 0
MIG: 17:21:35 :  locked false  
MIG: 17:21:35 : HDL Language: Verilog
MIG: 17:21:35 : compInfo: false
MIG: 17:21:35 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:35 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:21:35 : I am in catch area
MIG: 17:21:35 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:44 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:45 : Running implementation.xit
MIG: 17:21:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:21:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:21:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:21:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:45 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:21:45 : vivado_mode: xpg_bd
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 1
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 : isPortInterface: 0
MIG: 17:21:45 :  locked false  
MIG: 17:21:45 : HDL Language: Verilog
MIG: 17:21:45 : compInfo: false
MIG: 17:21:45 : Vivado Options xc7a200t sbg484 -1
MIG: 17:21:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:21:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:21:45 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:21:45 : I am in catch area
MIG: 17:21:45 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:54 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:21:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:21:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:21:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:21:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:55 : xml_input_file: mig_b.prj
MIG: 18:11:55 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:11:55 : xml_input_file: mig_b.prj
MIG: 18:11:55 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:14 : Running synthesis.xit
MIG: 18:12:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:14 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:14 : vivado_mode: xpg_bd
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 1
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 : isPortInterface: 0
MIG: 18:12:14 :  locked false  
MIG: 18:12:14 : HDL Language: Verilog
MIG: 18:12:14 : compInfo: false
MIG: 18:12:14 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:14 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:14 : I am in catch area
MIG: 18:12:14 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:24 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:24 : Running vhdl_synth_rpr.xit
MIG: 18:12:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:12:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:24 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:24 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:24 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:24 : vivado_mode: xpg_bd
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 1
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 : isPortInterface: 0
MIG: 18:12:24 :  locked false  
MIG: 18:12:24 : HDL Language: Verilog
MIG: 18:12:24 : compInfo: false
MIG: 18:12:24 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:24 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:24 : I am in catch area
MIG: 18:12:24 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:33 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:33 : Running simulation.xit
MIG: 18:12:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:34 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:34 : vivado_mode: xpg_bd
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 1
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 : isPortInterface: 0
MIG: 18:12:34 :  locked false  
MIG: 18:12:34 : HDL Language: Verilog
MIG: 18:12:34 : compInfo: false
MIG: 18:12:34 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:34 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:34 : I am in catch area
MIG: 18:12:34 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:43 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:12:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:12:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:43 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:43 : vivado_mode: xpg_bd
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 1
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 :  locked false  
MIG: 18:12:43 : HDL Language: Verilog
MIG: 18:12:43 : compInfo: false
MIG: 18:12:43 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:43 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:43 : I am in catch area
MIG: 18:12:43 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:52 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:12:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:12:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:12:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:12:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:52 : Running implementation.xit
MIG: 18:12:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:12:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:52 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:12:52 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:52 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:12:52 : vivado_mode: xpg_bd
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:52 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 1
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 : isPortInterface: 0
MIG: 18:12:53 :  locked false  
MIG: 18:12:53 : HDL Language: Verilog
MIG: 18:12:53 : compInfo: false
MIG: 18:12:53 : Vivado Options xc7a200t sbg484 -1
MIG: 18:12:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:12:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:12:53 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:12:53 : I am in catch area
MIG: 18:12:53 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:13:02 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:13:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:13:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:13:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:13:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:13 : Running synthesis.xit
MIG: 18:22:13 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:22:13 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:13 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:22:13 : vivado_mode: xpg_bd
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 1
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 : isPortInterface: 0
MIG: 18:22:13 :  locked false  
MIG: 18:22:13 : HDL Language: Verilog
MIG: 18:22:13 : compInfo: false
MIG: 18:22:13 : Vivado Options xc7a200t sbg484 -1
MIG: 18:22:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:22:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:22:13 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:22:13 : I am in catch area
MIG: 18:22:13 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:22 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:22:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:22:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:22:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:22:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:22 : Running vhdl_synth_rpr.xit
MIG: 18:22:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:22:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:22:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:22:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:22 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:22:22 : vivado_mode: xpg_bd
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:22 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 1
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 : isPortInterface: 0
MIG: 18:22:23 :  locked false  
MIG: 18:22:23 : HDL Language: Verilog
MIG: 18:22:23 : compInfo: false
MIG: 18:22:23 : Vivado Options xc7a200t sbg484 -1
MIG: 18:22:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:22:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:22:23 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:22:23 : I am in catch area
MIG: 18:22:23 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:31 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:22:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:22:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:22:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:22:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:32 : Running simulation.xit
MIG: 18:22:32 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:22:32 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:32 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:22:32 : vivado_mode: xpg_bd
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 1
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 : isPortInterface: 0
MIG: 18:22:32 :  locked false  
MIG: 18:22:32 : HDL Language: Verilog
MIG: 18:22:32 : compInfo: false
MIG: 18:22:32 : Vivado Options xc7a200t sbg484 -1
MIG: 18:22:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:22:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:22:32 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:22:32 : I am in catch area
MIG: 18:22:32 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:41 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:22:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:22:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:22:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:22:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:22:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:22:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:22:41 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:22:41 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:41 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:22:41 : vivado_mode: xpg_bd
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 1
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 : isPortInterface: 0
MIG: 18:22:41 :  locked false  
MIG: 18:22:41 : HDL Language: Verilog
MIG: 18:22:41 : compInfo: false
MIG: 18:22:41 : Vivado Options xc7a200t sbg484 -1
MIG: 18:22:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:22:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:22:41 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:22:41 : I am in catch area
MIG: 18:22:41 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:50 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:22:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:22:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:22:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:22:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:50 : Running implementation.xit
MIG: 18:22:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:22:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:22:51 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:22:51 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:51 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:22:51 : vivado_mode: xpg_bd
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 1
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 : isPortInterface: 0
MIG: 18:22:51 :  locked false  
MIG: 18:22:51 : HDL Language: Verilog
MIG: 18:22:51 : compInfo: false
MIG: 18:22:51 : Vivado Options xc7a200t sbg484 -1
MIG: 18:22:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:22:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:22:51 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:22:51 : I am in catch area
MIG: 18:22:51 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:23:00 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:23:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:23:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:23:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:23:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:21 : Running synthesis.xit
MIG: 18:30:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:21 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:21 : vivado_mode: xpg_bd
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:21 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 1
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 : isPortInterface: 0
MIG: 18:30:22 :  locked false  
MIG: 18:30:22 : HDL Language: Verilog
MIG: 18:30:22 : compInfo: false
MIG: 18:30:22 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:22 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:22 : I am in catch area
MIG: 18:30:22 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:31 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:31 : Running vhdl_synth_rpr.xit
MIG: 18:30:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:30:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:30:31 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:31 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:31 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:31 : vivado_mode: xpg_bd
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 1
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 : isPortInterface: 0
MIG: 18:30:31 :  locked false  
MIG: 18:30:31 : HDL Language: Verilog
MIG: 18:30:31 : compInfo: false
MIG: 18:30:31 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:31 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:31 : I am in catch area
MIG: 18:30:31 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:40 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:40 : Running simulation.xit
MIG: 18:30:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:40 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:40 : vivado_mode: xpg_bd
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 1
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 : isPortInterface: 0
MIG: 18:30:40 :  locked false  
MIG: 18:30:40 : HDL Language: Verilog
MIG: 18:30:40 : compInfo: false
MIG: 18:30:40 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:40 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:40 : I am in catch area
MIG: 18:30:40 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:49 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:30:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:30:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:30:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:50 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:50 : vivado_mode: xpg_bd
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 1
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 : isPortInterface: 0
MIG: 18:30:50 :  locked false  
MIG: 18:30:50 : HDL Language: Verilog
MIG: 18:30:50 : compInfo: false
MIG: 18:30:50 : Vivado Options xc7a200t sbg484 -1
MIG: 18:30:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:30:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:30:50 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:30:50 : I am in catch area
MIG: 18:30:50 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:59 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:30:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:30:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:30:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:30:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:59 : Running implementation.xit
MIG: 18:30:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:30:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:30:59 : ################# RUNNING MIG BATCH ###################
MIG: 18:30:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:30:59 : synp_flow:  -- synthesis_mode: Other
MIG: 18:30:59 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:30:59 : vivado_mode: xpg_bd
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:30:59 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 1
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 : isPortInterface: 0
MIG: 18:31:00 :  locked false  
MIG: 18:31:00 : HDL Language: Verilog
MIG: 18:31:00 : compInfo: false
MIG: 18:31:00 : Vivado Options xc7a200t sbg484 -1
MIG: 18:31:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:31:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:31:00 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:31:00 : I am in catch area
MIG: 18:31:00 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:31:08 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:31:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:31:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:31:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:31:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:23:29 : xml_input_file: mig_b.prj
MIG: 19:23:29 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:23:29 : xml_input_file: mig_b.prj
MIG: 19:23:29 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:23:49 : Running synthesis.xit
MIG: 19:23:49 : ################# RUNNING MIG BATCH ###################
MIG: 19:23:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:23:49 : synp_flow:  -- synthesis_mode: Other
MIG: 19:23:49 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:23:49 : vivado_mode: xpg_bd
MIG: 19:23:49 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 1
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 : isPortInterface: 0
MIG: 19:23:50 :  locked false  
MIG: 19:23:50 : HDL Language: Verilog
MIG: 19:23:50 : compInfo: false
MIG: 19:23:50 : Vivado Options xc7a200t sbg484 -1
MIG: 19:23:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:23:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:23:50 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:23:50 : I am in catch area
MIG: 19:23:50 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:23:58 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:23:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:23:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:23:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:23:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:23:59 : Running vhdl_synth_rpr.xit
MIG: 19:23:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:23:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:23:59 : ################# RUNNING MIG BATCH ###################
MIG: 19:23:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:23:59 : synp_flow:  -- synthesis_mode: Other
MIG: 19:23:59 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:23:59 : vivado_mode: xpg_bd
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 1
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 : isPortInterface: 0
MIG: 19:23:59 :  locked false  
MIG: 19:23:59 : HDL Language: Verilog
MIG: 19:23:59 : compInfo: false
MIG: 19:23:59 : Vivado Options xc7a200t sbg484 -1
MIG: 19:23:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:23:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:23:59 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:23:59 : I am in catch area
MIG: 19:23:59 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:08 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:24:08 : Running simulation.xit
MIG: 19:24:08 : ################# RUNNING MIG BATCH ###################
MIG: 19:24:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:24:08 : synp_flow:  -- synthesis_mode: Other
MIG: 19:24:08 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:24:08 : vivado_mode: xpg_bd
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 1
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 : isPortInterface: 0
MIG: 19:24:08 :  locked false  
MIG: 19:24:08 : HDL Language: Verilog
MIG: 19:24:08 : compInfo: false
MIG: 19:24:08 : Vivado Options xc7a200t sbg484 -1
MIG: 19:24:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:24:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:24:08 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:24:08 : I am in catch area
MIG: 19:24:08 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:17 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:24:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:24:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:24:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:24:18 : ################# RUNNING MIG BATCH ###################
MIG: 19:24:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:24:18 : synp_flow:  -- synthesis_mode: Other
MIG: 19:24:18 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:24:18 : vivado_mode: xpg_bd
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 1
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 : isPortInterface: 0
MIG: 19:24:18 :  locked false  
MIG: 19:24:18 : HDL Language: Verilog
MIG: 19:24:18 : compInfo: false
MIG: 19:24:18 : Vivado Options xc7a200t sbg484 -1
MIG: 19:24:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:24:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:24:18 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:24:18 : I am in catch area
MIG: 19:24:18 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:27 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:24:27 : Running implementation.xit
MIG: 19:24:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:24:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:24:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:24:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:24:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:24:27 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:24:27 : vivado_mode: xpg_bd
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 1
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 : isPortInterface: 0
MIG: 19:24:27 :  locked false  
MIG: 19:24:27 : HDL Language: Verilog
MIG: 19:24:27 : compInfo: false
MIG: 19:24:27 : Vivado Options xc7a200t sbg484 -1
MIG: 19:24:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:24:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:24:27 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:24:27 : I am in catch area
MIG: 19:24:27 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:24:36 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:24:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:24:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:24:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:24:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:01 : xml_input_file: mig_b.prj
MIG: 21:05:01 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:05:01 : xml_input_file: mig_b.prj
MIG: 21:05:01 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:05:20 : Running synthesis.xit
MIG: 21:05:20 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:05:20 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:20 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:05:20 : vivado_mode: xpg_bd
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 1
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 : isPortInterface: 0
MIG: 21:05:20 :  locked false  
MIG: 21:05:20 : HDL Language: Verilog
MIG: 21:05:20 : compInfo: false
MIG: 21:05:20 : Vivado Options xc7a200t sbg484 -1
MIG: 21:05:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:05:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:05:20 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:05:20 : I am in catch area
MIG: 21:05:20 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:30 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:05:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:05:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:05:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:05:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:30 : Running vhdl_synth_rpr.xit
MIG: 21:05:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:05:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:05:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:05:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:30 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:05:30 : vivado_mode: xpg_bd
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 1
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 : isPortInterface: 0
MIG: 21:05:30 :  locked false  
MIG: 21:05:30 : HDL Language: Verilog
MIG: 21:05:30 : compInfo: false
MIG: 21:05:30 : Vivado Options xc7a200t sbg484 -1
MIG: 21:05:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:05:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:05:30 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:05:30 : I am in catch area
MIG: 21:05:30 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:39 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:05:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:05:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:05:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:05:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:40 : Running simulation.xit
MIG: 21:05:40 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:05:40 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:40 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:05:40 : vivado_mode: xpg_bd
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 1
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 : isPortInterface: 0
MIG: 21:05:40 :  locked false  
MIG: 21:05:40 : HDL Language: Verilog
MIG: 21:05:40 : compInfo: false
MIG: 21:05:40 : Vivado Options xc7a200t sbg484 -1
MIG: 21:05:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:05:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:05:40 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:05:40 : I am in catch area
MIG: 21:05:40 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:49 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:05:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:05:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:05:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:05:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:05:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:05:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:05:49 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:05:49 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:49 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:05:49 : vivado_mode: xpg_bd
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 1
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 : isPortInterface: 0
MIG: 21:05:49 :  locked false  
MIG: 21:05:49 : HDL Language: Verilog
MIG: 21:05:49 : compInfo: false
MIG: 21:05:49 : Vivado Options xc7a200t sbg484 -1
MIG: 21:05:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:05:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:05:49 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:05:49 : I am in catch area
MIG: 21:05:49 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:05:58 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:05:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:05:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:05:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:05:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 21:05:59 : Running implementation.xit
MIG: 21:05:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 21:05:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:05:59 : ################# RUNNING MIG BATCH ###################
MIG: 21:05:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 21:05:59 : synp_flow:  -- synthesis_mode: Other
MIG: 21:05:59 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 21:05:59 : vivado_mode: xpg_bd
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 1
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 : isPortInterface: 0
MIG: 21:05:59 :  locked false  
MIG: 21:05:59 : HDL Language: Verilog
MIG: 21:05:59 : compInfo: false
MIG: 21:05:59 : Vivado Options xc7a200t sbg484 -1
MIG: 21:05:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:05:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:05:59 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:05:59 : I am in catch area
MIG: 21:05:59 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 21:06:08 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 21:06:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 21:06:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 21:06:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 21:06:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:04:25 : xml_input_file: mig_b.prj
MIG: 00:04:26 : Absolute path of xml_input_file: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:04:26 : xml_input_file: mig_b.prj
MIG: 00:04:26 : Absolute path of xml_input_file: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:05:02 : Running synthesis.xit
MIG: 00:05:02 : ################# RUNNING MIG BATCH ###################
MIG: 00:05:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:05:02 : synp_flow:  -- synthesis_mode: Other
MIG: 00:05:02 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:05:02 : vivado_mode: xpg_bd
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:02 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 1
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 : isPortInterface: 0
MIG: 00:05:03 :  locked false  
MIG: 00:05:03 : HDL Language: Verilog
MIG: 00:05:03 : compInfo: false
MIG: 00:05:03 : Vivado Options xc7a200t sbg484 -1
MIG: 00:05:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:05:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:05:03 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:05:03 : I am in catch area
MIG: 00:05:03 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:05:25 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:05:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:05:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:05:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:05:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:05:26 : Running vhdl_synth_rpr.xit
MIG: 00:05:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:05:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:05:26 : ################# RUNNING MIG BATCH ###################
MIG: 00:05:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:05:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:05:26 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:05:26 : vivado_mode: xpg_bd
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:26 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 1
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 : isPortInterface: 0
MIG: 00:05:27 :  locked false  
MIG: 00:05:27 : HDL Language: Verilog
MIG: 00:05:27 : compInfo: false
MIG: 00:05:27 : Vivado Options xc7a200t sbg484 -1
MIG: 00:05:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:05:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:05:27 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:05:27 : I am in catch area
MIG: 00:05:27 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:05:40 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:05:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:05:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:05:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:05:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:05:41 : Running simulation.xit
MIG: 00:05:41 : ################# RUNNING MIG BATCH ###################
MIG: 00:05:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:05:41 : synp_flow:  -- synthesis_mode: Other
MIG: 00:05:41 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:05:41 : vivado_mode: xpg_bd
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:41 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 1
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 : isPortInterface: 0
MIG: 00:05:42 :  locked false  
MIG: 00:05:42 : HDL Language: Verilog
MIG: 00:05:42 : compInfo: false
MIG: 00:05:42 : Vivado Options xc7a200t sbg484 -1
MIG: 00:05:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:05:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:05:42 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:05:42 : I am in catch area
MIG: 00:05:42 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:05:56 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:05:56 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:05:56 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:05:56 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:05:56 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:05:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:05:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:05:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:05:56 : ################# RUNNING MIG BATCH ###################
MIG: 00:05:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:05:56 : synp_flow:  -- synthesis_mode: Other
MIG: 00:05:56 : outputDirectory: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:05:56 : vivado_mode: xpg_bd
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:56 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 1
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 : isPortInterface: 0
MIG: 00:05:57 :  locked false  
MIG: 00:05:57 : HDL Language: Verilog
MIG: 00:05:57 : compInfo: false
MIG: 00:05:57 : Vivado Options xc7a200t sbg484 -1
MIG: 00:05:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:05:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:05:57 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:05:57 : I am in catch area
MIG: 00:05:57 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:06:10 : XML_INPUT_FILE: c:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:06:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:06:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:06:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:06:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:31:09 : Running implementation.xit
MIG: 00:31:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:31:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:31:09 : ################# RUNNING MIG BATCH ###################
MIG: 00:31:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:31:09 : synp_flow:  -- synthesis_mode: Other
MIG: 00:31:09 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:31:09 : vivado_mode: xpg_bd
MIG: 00:31:09 : isPortInterface: 0
MIG: 00:31:09 : isPortInterface: 0
MIG: 00:31:09 : isPortInterface: 0
MIG: 00:31:09 : isPortInterface: 0
MIG: 00:31:09 : isPortInterface: 0
MIG: 00:31:09 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 1
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 : isPortInterface: 0
MIG: 00:31:10 :  locked false  
MIG: 00:31:10 : HDL Language: Verilog
MIG: 00:31:10 : compInfo: false
MIG: 00:31:10 : Vivado Options xc7a200t sbg484 -1
MIG: 00:31:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:31:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:31:10 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 00:31:10 : I am in catch area
MIG: 00:31:10 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:31:23 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:31:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:31:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:31:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:31:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:30:50 : xml_input_file: mig_b.prj
MIG: 02:30:50 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:30:50 : xml_input_file: mig_b.prj
MIG: 02:30:50 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:10 : Running synthesis.xit
MIG: 02:31:10 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:10 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:10 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:10 : vivado_mode: xpg_bd
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 1
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 : isPortInterface: 0
MIG: 02:31:10 :  locked false  
MIG: 02:31:10 : HDL Language: Verilog
MIG: 02:31:10 : compInfo: false
MIG: 02:31:10 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:31:10 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:31:10 : I am in catch area
MIG: 02:31:10 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:20 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:20 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:20 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:20 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:20 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:20 : Running vhdl_synth_rpr.xit
MIG: 02:31:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:31:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:31:20 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:20 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:20 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:20 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:20 : vivado_mode: xpg_bd
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 1
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 : isPortInterface: 0
MIG: 02:31:20 :  locked false  
MIG: 02:31:20 : HDL Language: Verilog
MIG: 02:31:20 : compInfo: false
MIG: 02:31:20 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:31:20 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:31:20 : I am in catch area
MIG: 02:31:20 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:30 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:31 : Running simulation.xit
MIG: 02:31:31 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:31 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:31 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:31 : vivado_mode: xpg_bd
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 1
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 : isPortInterface: 0
MIG: 02:31:31 :  locked false  
MIG: 02:31:31 : HDL Language: Verilog
MIG: 02:31:31 : compInfo: false
MIG: 02:31:31 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:31:31 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:31:31 : I am in catch area
MIG: 02:31:31 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:40 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:31:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:31:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:31:41 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:41 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:41 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:41 : vivado_mode: xpg_bd
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 1
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 : isPortInterface: 0
MIG: 02:31:41 :  locked false  
MIG: 02:31:41 : HDL Language: Verilog
MIG: 02:31:41 : compInfo: false
MIG: 02:31:41 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:31:41 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:31:41 : I am in catch area
MIG: 02:31:41 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:31:50 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:31:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:31:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:31:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:31:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:31:50 : Running implementation.xit
MIG: 02:31:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:31:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 02:31:50 : ################# RUNNING MIG BATCH ###################
MIG: 02:31:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:31:50 : synp_flow:  -- synthesis_mode: Other
MIG: 02:31:50 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:31:50 : vivado_mode: xpg_bd
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:50 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 1
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 : isPortInterface: 0
MIG: 02:31:51 :  locked false  
MIG: 02:31:51 : HDL Language: Verilog
MIG: 02:31:51 : compInfo: false
MIG: 02:31:51 : Vivado Options xc7a200t sbg484 -1
MIG: 02:31:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:31:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:31:51 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:31:51 : I am in catch area
MIG: 02:31:51 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:32:00 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:32:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:32:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:32:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:32:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:10:12 : xml_input_file: mig_b.prj
MIG: 14:10:12 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:10:12 : xml_input_file: mig_b.prj
MIG: 14:10:12 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:10:34 : Running synthesis.xit
MIG: 14:10:34 : ################# RUNNING MIG BATCH ###################
MIG: 14:10:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:10:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:10:34 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:10:34 : vivado_mode: xpg_bd
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 1
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 : isPortInterface: 0
MIG: 14:10:34 :  locked false  
MIG: 14:10:34 : HDL Language: Verilog
MIG: 14:10:34 : compInfo: false
MIG: 14:10:34 : Vivado Options xc7a200t sbg484 -1
MIG: 14:10:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:10:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:10:34 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:10:34 : I am in catch area
MIG: 14:10:34 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:10:47 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:10:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:10:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:10:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:10:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:10:48 : Running vhdl_synth_rpr.xit
MIG: 14:10:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:10:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:10:48 : ################# RUNNING MIG BATCH ###################
MIG: 14:10:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:10:48 : synp_flow:  -- synthesis_mode: Other
MIG: 14:10:48 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:10:48 : vivado_mode: xpg_bd
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 1
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 : isPortInterface: 0
MIG: 14:10:48 :  locked false  
MIG: 14:10:48 : HDL Language: Verilog
MIG: 14:10:48 : compInfo: false
MIG: 14:10:48 : Vivado Options xc7a200t sbg484 -1
MIG: 14:10:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:10:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:10:48 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:10:48 : I am in catch area
MIG: 14:10:48 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:10:57 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:10:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:10:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:10:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:10:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:10:57 : Running simulation.xit
MIG: 14:10:57 : ################# RUNNING MIG BATCH ###################
MIG: 14:10:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:10:57 : synp_flow:  -- synthesis_mode: Other
MIG: 14:10:57 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:10:57 : vivado_mode: xpg_bd
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 1
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 : isPortInterface: 0
MIG: 14:10:57 :  locked false  
MIG: 14:10:57 : HDL Language: Verilog
MIG: 14:10:57 : compInfo: false
MIG: 14:10:57 : Vivado Options xc7a200t sbg484 -1
MIG: 14:10:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:10:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:10:57 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:10:57 : I am in catch area
MIG: 14:10:57 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:06 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:11:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:11:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:11:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:11:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:11:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:11:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:11:07 : ################# RUNNING MIG BATCH ###################
MIG: 14:11:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:11:07 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:07 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:11:07 : vivado_mode: xpg_bd
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 1
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 : isPortInterface: 0
MIG: 14:11:07 :  locked false  
MIG: 14:11:07 : HDL Language: Verilog
MIG: 14:11:07 : compInfo: false
MIG: 14:11:07 : Vivado Options xc7a200t sbg484 -1
MIG: 14:11:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:11:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:11:07 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:11:07 : I am in catch area
MIG: 14:11:07 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:16 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:11:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:11:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:11:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:11:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:16 : Running implementation.xit
MIG: 14:11:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 14:11:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:11:16 : ################# RUNNING MIG BATCH ###################
MIG: 14:11:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 14:11:16 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:16 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 14:11:16 : vivado_mode: xpg_bd
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:16 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 1
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 : isPortInterface: 0
MIG: 14:11:17 :  locked false  
MIG: 14:11:17 : HDL Language: Verilog
MIG: 14:11:17 : compInfo: false
MIG: 14:11:17 : Vivado Options xc7a200t sbg484 -1
MIG: 14:11:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:11:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:11:17 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:11:17 : I am in catch area
MIG: 14:11:17 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:26 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 14:11:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 14:11:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 14:11:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 14:11:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:26:45 : xml_input_file: mig_b.prj
MIG: 15:26:45 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:26:45 : xml_input_file: mig_b.prj
MIG: 15:26:45 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:28:45 : Running synthesis.xit
MIG: 15:28:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:28:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:45 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:28:45 : vivado_mode: xpg_bd
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 1
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 : isPortInterface: 0
MIG: 15:28:45 :  locked false  
MIG: 15:28:45 : HDL Language: Verilog
MIG: 15:28:45 : compInfo: false
MIG: 15:28:45 : Vivado Options xc7a200t sbg484 -1
MIG: 15:28:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:28:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:28:45 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:28:45 : I am in catch area
MIG: 15:28:45 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:54 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:28:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:28:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:28:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:28:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:54 : Running vhdl_synth_rpr.xit
MIG: 15:28:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:28:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:28:54 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:28:54 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:54 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:28:54 : vivado_mode: xpg_bd
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:54 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 1
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 : isPortInterface: 0
MIG: 15:28:55 :  locked false  
MIG: 15:28:55 : HDL Language: Verilog
MIG: 15:28:55 : compInfo: false
MIG: 15:28:55 : Vivado Options xc7a200t sbg484 -1
MIG: 15:28:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:28:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:28:55 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:28:55 : I am in catch area
MIG: 15:28:55 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:03 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:29:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:29:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:29:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:29:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:04 : Running simulation.xit
MIG: 15:29:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:29:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:04 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:29:04 : vivado_mode: xpg_bd
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 1
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 :  locked false  
MIG: 15:29:04 : HDL Language: Verilog
MIG: 15:29:04 : compInfo: false
MIG: 15:29:04 : Vivado Options xc7a200t sbg484 -1
MIG: 15:29:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:29:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:04 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:04 : I am in catch area
MIG: 15:29:04 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:13 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:29:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:29:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:29:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:29:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:29:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:29:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:29:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:29:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:13 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:29:13 : vivado_mode: xpg_bd
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 1
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 : isPortInterface: 0
MIG: 15:29:13 :  locked false  
MIG: 15:29:13 : HDL Language: Verilog
MIG: 15:29:13 : compInfo: false
MIG: 15:29:13 : Vivado Options xc7a200t sbg484 -1
MIG: 15:29:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:29:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:13 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:13 : I am in catch area
MIG: 15:29:13 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:22 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:29:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:29:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:29:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:29:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:23 : Running implementation.xit
MIG: 15:29:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:29:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:29:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:29:23 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:23 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:29:23 : vivado_mode: xpg_bd
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 1
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 : isPortInterface: 0
MIG: 15:29:23 :  locked false  
MIG: 15:29:23 : HDL Language: Verilog
MIG: 15:29:23 : compInfo: false
MIG: 15:29:23 : Vivado Options xc7a200t sbg484 -1
MIG: 15:29:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:29:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:23 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:23 : I am in catch area
MIG: 15:29:23 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:32 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:29:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:29:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:29:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:29:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:51:50 : xml_input_file: mig_b.prj
MIG: 17:51:50 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:51:50 : xml_input_file: mig_b.prj
MIG: 17:51:50 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:27 : Running synthesis.xit
MIG: 17:52:27 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:27 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:27 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:27 : vivado_mode: xpg_bd
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 1
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 : isPortInterface: 0
MIG: 17:52:27 :  locked false  
MIG: 17:52:27 : HDL Language: Verilog
MIG: 17:52:27 : compInfo: false
MIG: 17:52:27 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:52:27 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:52:27 : I am in catch area
MIG: 17:52:27 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:36 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:36 : Running vhdl_synth_rpr.xit
MIG: 17:52:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:52:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:52:37 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:37 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:37 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:37 : vivado_mode: xpg_bd
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 1
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 : isPortInterface: 0
MIG: 17:52:37 :  locked false  
MIG: 17:52:37 : HDL Language: Verilog
MIG: 17:52:37 : compInfo: false
MIG: 17:52:37 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:52:37 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:52:37 : I am in catch area
MIG: 17:52:37 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:46 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:46 : Running simulation.xit
MIG: 17:52:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:46 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:46 : vivado_mode: xpg_bd
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 1
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 : isPortInterface: 0
MIG: 17:52:46 :  locked false  
MIG: 17:52:46 : HDL Language: Verilog
MIG: 17:52:46 : compInfo: false
MIG: 17:52:46 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:52:46 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:52:46 : I am in catch area
MIG: 17:52:46 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:55 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:52:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:52:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:52:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:56 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:56 : vivado_mode: xpg_bd
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 1
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 : isPortInterface: 0
MIG: 17:52:56 :  locked false  
MIG: 17:52:56 : HDL Language: Verilog
MIG: 17:52:56 : compInfo: false
MIG: 17:52:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:52:56 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:52:56 : I am in catch area
MIG: 17:52:56 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:53:05 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:53:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:53:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:53:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:53:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:53:05 : Running implementation.xit
MIG: 17:53:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:53:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:53:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:53:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:05 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:53:05 : vivado_mode: xpg_bd
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 1
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 : isPortInterface: 0
MIG: 17:53:05 :  locked false  
MIG: 17:53:05 : HDL Language: Verilog
MIG: 17:53:05 : compInfo: false
MIG: 17:53:05 : Vivado Options xc7a200t sbg484 -1
MIG: 17:53:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:53:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:53:05 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:53:05 : I am in catch area
MIG: 17:53:05 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:53:14 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:53:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:53:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:53:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:53:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:56:03 : xml_input_file: mig_b.prj
MIG: 01:56:03 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:56:03 : xml_input_file: mig_b.prj
MIG: 01:56:03 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:56:47 : Running synthesis.xit
MIG: 01:56:47 : ################# RUNNING MIG BATCH ###################
MIG: 01:56:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:56:48 : synp_flow:  -- synthesis_mode: Other
MIG: 01:56:48 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:56:48 : vivado_mode: xpg_bd
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 1
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 : isPortInterface: 0
MIG: 01:56:48 :  locked false  
MIG: 01:56:48 : HDL Language: Verilog
MIG: 01:56:48 : compInfo: false
MIG: 01:56:48 : Vivado Options xc7a200t sbg484 -1
MIG: 01:56:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:56:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:56:48 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:56:48 : I am in catch area
MIG: 01:56:48 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:57:18 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:57:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:57:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:57:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:57:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:57:18 : Running vhdl_synth_rpr.xit
MIG: 01:57:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:57:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:57:19 : ################# RUNNING MIG BATCH ###################
MIG: 01:57:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:57:19 : synp_flow:  -- synthesis_mode: Other
MIG: 01:57:19 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:57:19 : vivado_mode: xpg_bd
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 1
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 : isPortInterface: 0
MIG: 01:57:19 :  locked false  
MIG: 01:57:19 : HDL Language: Verilog
MIG: 01:57:19 : compInfo: false
MIG: 01:57:19 : Vivado Options xc7a200t sbg484 -1
MIG: 01:57:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:57:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:57:19 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:57:19 : I am in catch area
MIG: 01:57:19 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:57:36 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:57:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:57:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:57:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:57:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:57:36 : Running simulation.xit
MIG: 01:57:36 : ################# RUNNING MIG BATCH ###################
MIG: 01:57:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:57:36 : synp_flow:  -- synthesis_mode: Other
MIG: 01:57:36 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:57:36 : vivado_mode: xpg_bd
MIG: 01:57:36 : isPortInterface: 0
MIG: 01:57:36 : isPortInterface: 0
MIG: 01:57:36 : isPortInterface: 0
MIG: 01:57:36 : isPortInterface: 0
MIG: 01:57:36 : isPortInterface: 0
MIG: 01:57:36 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 1
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 : isPortInterface: 0
MIG: 01:57:37 :  locked false  
MIG: 01:57:37 : HDL Language: Verilog
MIG: 01:57:37 : compInfo: false
MIG: 01:57:37 : Vivado Options xc7a200t sbg484 -1
MIG: 01:57:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:57:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:57:37 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:57:37 : I am in catch area
MIG: 01:57:37 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:57:53 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:57:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:57:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:57:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:57:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:57:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:57:54 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:57:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:57:54 : ################# RUNNING MIG BATCH ###################
MIG: 01:57:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:57:54 : synp_flow:  -- synthesis_mode: Other
MIG: 01:57:54 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:57:54 : vivado_mode: xpg_bd
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 1
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 : isPortInterface: 0
MIG: 01:57:54 :  locked false  
MIG: 01:57:54 : HDL Language: Verilog
MIG: 01:57:54 : compInfo: false
MIG: 01:57:54 : Vivado Options xc7a200t sbg484 -1
MIG: 01:57:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:57:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:57:54 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:57:54 : I am in catch area
MIG: 01:57:54 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:58:10 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:58:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:58:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:58:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:58:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 01:58:11 : Running implementation.xit
MIG: 01:58:11 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 01:58:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 01:58:11 : ################# RUNNING MIG BATCH ###################
MIG: 01:58:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 01:58:11 : synp_flow:  -- synthesis_mode: Other
MIG: 01:58:11 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 01:58:11 : vivado_mode: xpg_bd
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 1
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 : isPortInterface: 0
MIG: 01:58:11 :  locked false  
MIG: 01:58:11 : HDL Language: Verilog
MIG: 01:58:11 : compInfo: false
MIG: 01:58:11 : Vivado Options xc7a200t sbg484 -1
MIG: 01:58:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:58:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:58:11 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:58:11 : I am in catch area
MIG: 01:58:11 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 01:58:27 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 01:58:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 01:58:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 01:58:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 01:58:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:50:37 : xml_input_file: mig_b.prj
MIG: 15:50:37 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:50:37 : xml_input_file: mig_b.prj
MIG: 15:50:37 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:50:59 : Running synthesis.xit
MIG: 15:50:59 : ################# RUNNING MIG BATCH ###################
MIG: 15:50:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:50:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:50:59 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:50:59 : vivado_mode: xpg_bd
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 1
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 : isPortInterface: 0
MIG: 15:50:59 :  locked false  
MIG: 15:50:59 : HDL Language: Verilog
MIG: 15:50:59 : compInfo: false
MIG: 15:50:59 : Vivado Options xc7a200t sbg484 -1
MIG: 15:50:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:50:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:50:59 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:50:59 : I am in catch area
MIG: 15:50:59 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:51:14 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:51:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:51:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:51:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:51:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:51:14 : Running vhdl_synth_rpr.xit
MIG: 15:51:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:51:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:51:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:15 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:51:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:15 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:51:15 : vivado_mode: xpg_bd
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 1
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 : isPortInterface: 0
MIG: 15:51:15 :  locked false  
MIG: 15:51:15 : HDL Language: Verilog
MIG: 15:51:15 : compInfo: false
MIG: 15:51:15 : Vivado Options xc7a200t sbg484 -1
MIG: 15:51:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:51:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:51:15 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:51:15 : I am in catch area
MIG: 15:51:15 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:51:24 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:51:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:51:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:51:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:51:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:51:24 : Running simulation.xit
MIG: 15:51:24 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:51:24 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:24 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:51:24 : vivado_mode: xpg_bd
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:24 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 1
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 : isPortInterface: 0
MIG: 15:51:25 :  locked false  
MIG: 15:51:25 : HDL Language: Verilog
MIG: 15:51:25 : compInfo: false
MIG: 15:51:25 : Vivado Options xc7a200t sbg484 -1
MIG: 15:51:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:51:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:51:25 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:51:25 : I am in catch area
MIG: 15:51:25 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:51:34 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:51:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:51:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:51:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:51:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:51:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:51:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:51:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:51:34 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:51:34 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:34 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:51:34 : vivado_mode: xpg_bd
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 1
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 : isPortInterface: 0
MIG: 15:51:34 :  locked false  
MIG: 15:51:34 : HDL Language: Verilog
MIG: 15:51:34 : compInfo: false
MIG: 15:51:34 : Vivado Options xc7a200t sbg484 -1
MIG: 15:51:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:51:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:51:34 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:51:34 : I am in catch area
MIG: 15:51:34 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:51:44 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:51:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:51:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:51:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:51:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 15:51:44 : Running implementation.xit
MIG: 15:51:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 15:51:44 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:51:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:51:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 15:51:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:51:44 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 15:51:44 : vivado_mode: xpg_bd
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 1
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 : isPortInterface: 0
MIG: 15:51:44 :  locked false  
MIG: 15:51:44 : HDL Language: Verilog
MIG: 15:51:44 : compInfo: false
MIG: 15:51:44 : Vivado Options xc7a200t sbg484 -1
MIG: 15:51:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:51:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:51:44 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:51:44 : I am in catch area
MIG: 15:51:44 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 15:51:54 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 15:51:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 15:51:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 15:51:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 15:51:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:38:41 : xml_input_file: mig_b.prj
MIG: 18:38:41 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:38:41 : xml_input_file: mig_b.prj
MIG: 18:38:41 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:38:47 : xml_input_file: mig_b.prj
MIG: 18:38:47 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:38:47 : In updateAllModelParams
MIG: 18:38:47 : XGUI hdlLanguage: Verilog
MIG: 18:38:47 : xgui vivado_mode: xpg_bd
MIG: 18:38:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:38:47 : Reading D:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 18:38:48 : 
MIG: 18:38:48 : Inside fn mem: DDR3
MIG: 18:38:48 : QDRII+ Inside fn ui: 100000000
MIG: 18:38:48 : cntrl:  memtype: DDR3
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:38:48 : 
MIG: 18:38:48 : 
MIG: 18:38:48 : 
MIG: 18:38:48 : 
MIG: 18:38:48 :  polarity_value: 1
MIG: 18:38:48 : 
MIG: 18:38:48 : 
MIG: 18:38:48 : cntrl:  memtype: DDR3
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 18:38:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 18:38:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 18:38:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 18:38:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 18:38:48 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 18:38:48 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 18:38:48 : 
MIG: 18:38:48 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:38:48 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:38:48 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: ECC ==> OFF
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:38:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:38:48 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:38:48 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:38:48 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:38:48 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:38:48 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:38:48 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:38:48 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:38:48 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:38:48 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:38:48 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:38:48 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:38:48 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:38:48 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:38:48 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:38:48 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:38:48 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:38:48 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:38:48 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:38:48 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 18:38:48 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:38:48 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:38:48 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:38:48 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:38:48 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 18:38:48 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:38:48 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 18:38:48 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:38:48 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:38:48 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 18:38:48 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:38:48 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:38:48 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:38:48 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:38:48 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:38:48 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:38:48 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 18:38:48 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:38:48 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 18:38:48 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 18:38:48 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 18:38:48 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:38:48 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 18:38:48 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:38:48 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:38:48 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 18:38:48 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:38:48 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 18:38:48 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 18:38:48 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 18:38:48 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 18:38:48 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:38:48 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:38:48 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:38:48 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:38:48 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:38:48 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:38:48 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:38:48 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:38:48 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:38:48 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:38:48 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:38:48 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:38:48 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:38:48 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:38:48 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:38:48 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 18:38:48 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:38:48 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:38:48 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:38:48 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:38:48 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:38:48 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:38:48 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:38:48 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:38:48 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:38:48 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:38:48 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 18:38:48 : 3
MIG: 18:38:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 18:38:48 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:38:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:38:48 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:38:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:38:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:38:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:38:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:38:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:38:48 : 
MIG: 18:38:48 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:38:48 : 
MIG: 18:38:48 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:38:48 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:38:48 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:38:48 : 
MIG: 18:38:49 : 
MIG: 18:38:49 : 
MIG: 18:38:49 : Same Interface
MIG: 18:38:49 : xml_input_file: mig_b.prj
MIG: 18:38:49 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:15:21 : xml_input_file: mig_b.prj
MIG: 19:15:21 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:15:21 : xml_input_file: mig_b.prj
MIG: 19:15:21 : Absolute path of xml_input_file: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:17:11 : Running synthesis.xit
MIG: 19:17:11 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:11 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:17:11 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:11 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:17:11 : vivado_mode: xpg_bd
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 1
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 : isPortInterface: 0
MIG: 19:17:11 :  locked false  
MIG: 19:17:11 : HDL Language: Verilog
MIG: 19:17:11 : compInfo: false
MIG: 19:17:11 : Vivado Options xc7a200t sbg484 -1
MIG: 19:17:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:17:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:17:11 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:17:11 : I am in catch area
MIG: 19:17:11 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:17:21 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:17:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:17:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:17:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:17:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:17:21 : Running vhdl_synth_rpr.xit
MIG: 19:17:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:17:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:17:21 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:17:21 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:21 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:17:21 : vivado_mode: xpg_bd
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 1
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 : isPortInterface: 0
MIG: 19:17:21 :  locked false  
MIG: 19:17:21 : HDL Language: Verilog
MIG: 19:17:21 : compInfo: false
MIG: 19:17:21 : Vivado Options xc7a200t sbg484 -1
MIG: 19:17:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:17:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:17:21 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:17:21 : I am in catch area
MIG: 19:17:21 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:17:30 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:17:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:17:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:17:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:17:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:17:31 : Running simulation.xit
MIG: 19:17:31 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:17:31 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:31 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:17:31 : vivado_mode: xpg_bd
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 1
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 : isPortInterface: 0
MIG: 19:17:31 :  locked false  
MIG: 19:17:31 : HDL Language: Verilog
MIG: 19:17:31 : compInfo: false
MIG: 19:17:31 : Vivado Options xc7a200t sbg484 -1
MIG: 19:17:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:17:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:17:31 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:17:31 : I am in catch area
MIG: 19:17:31 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:17:40 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:17:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:17:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:17:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:17:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:17:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:17:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:17:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:17:40 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:17:40 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:40 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:17:40 : vivado_mode: xpg_bd
MIG: 19:17:40 : isPortInterface: 0
MIG: 19:17:40 : isPortInterface: 0
MIG: 19:17:40 : isPortInterface: 0
MIG: 19:17:40 : isPortInterface: 0
MIG: 19:17:40 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 1
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 : isPortInterface: 0
MIG: 19:17:41 :  locked false  
MIG: 19:17:41 : HDL Language: Verilog
MIG: 19:17:41 : compInfo: false
MIG: 19:17:41 : Vivado Options xc7a200t sbg484 -1
MIG: 19:17:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:17:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:17:41 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:17:41 : I am in catch area
MIG: 19:17:41 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:17:50 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:17:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:17:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:17:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:17:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 19:17:50 : Running implementation.xit
MIG: 19:17:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 19:17:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:17:50 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 19:17:50 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:50 : outputDirectory: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 19:17:50 : vivado_mode: xpg_bd
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 1
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 : isPortInterface: 0
MIG: 19:17:51 :  locked false  
MIG: 19:17:51 : HDL Language: Verilog
MIG: 19:17:51 : compInfo: false
MIG: 19:17:51 : Vivado Options xc7a200t sbg484 -1
MIG: 19:17:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:17:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:17:51 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:17:51 : I am in catch area
MIG: 19:17:51 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:00 : XML_INPUT_FILE: d:/Xilinx/Projects/image_proc/NexysVideo-master_v3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 19:18:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 19:18:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 19:18:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 19:18:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
