#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  9 00:15:32 2023
# Process ID: 1601946
# Current directory: /home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1
# Command line: vivado -log axi_interconnect_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_interconnect_0.tcl
# Log file: /home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/axi_interconnect_0.vds
# Journal file: /home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/vivado.jou
# Running On: aisys-fpga00, OS: Linux, CPU Frequency: 4138.127 MHz, CPU Physical cores: 24, Host memory: 135044 MB
#-----------------------------------------------------------
source axi_interconnect_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_interconnect_0
Command: synth_design -top axi_interconnect_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1602086
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.750 ; gain = 379.734 ; free physical = 48022 ; free virtual = 119106
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/synth/axi_interconnect_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_top' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:30165]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_interconnect' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27324]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized1' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized1' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized2' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized3' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized4' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized5' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized5' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized6' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_register_slice_bank__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:22079]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_protocol_conv_bank' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20918]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_protocol_conv_bank' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20918]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_converter_bank' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_downsizer' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9849]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_b_downsizer' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:12741]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_b_downsizer' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:12741]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_a_downsizer' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_fifo' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_fifo_gen' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/opt/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_fifo_gen' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_fifo' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_fifo__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_fifo_gen__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_fifo_gen__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19710]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_fifo__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5080]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_a_downsizer' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_w_downsizer' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24907]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_w_downsizer' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24907]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_a_downsizer__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_a_downsizer__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1898]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_r_downsizer' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:21517]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_r_downsizer' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:21517]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_downsizer' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9849]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_converter_bank' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_converter_bank__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_clock_converter__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:5195]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_converter_bank__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:15461]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_data_fifo__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:9126]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_data_fifo_bank__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:19121]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_crossbar' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8160]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_crossbar' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:17478]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_splitter' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24211]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_splitter' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24211]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_router' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/opt/xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_ndeep_srl' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20677]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_router' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24752]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized1' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized1' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized2' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_si_transactor__parameterized2' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:23414]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_addr_decoder' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1654]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_addr_decoder' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1654]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_wdata_mux' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7919]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized1' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized1' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_wdata_mux' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:24579]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized1' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized7' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized7' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized8' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized1' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized2' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized10' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized10' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:7350]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_register_slice__parameterized2' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:11280]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_addr_arbiter' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1285]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized2' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized2' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized3' [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_mux_enc__parameterized3' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:20239]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_addr_arbiter' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1285]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_crossbar' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:17478]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_crossbar' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8160]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_axi_interconnect' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:27324]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_v1_7_21_top' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:30165]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_0' (0#1) [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/synth/axi_interconnect_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2196]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2936]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2937]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2196]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:2825]
WARNING: [Synth 8-6014] Unused sequential element M_AXI_RUSER_I_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:21950]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:8068]
WARNING: [Synth 8-7129] Port ACLK in module axi_interconnect_v1_7_21_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_interconnect_v1_7_21_axic_register_slice__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_interconnect_v1_7_21_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_interconnect_v1_7_21_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module axi_interconnect_v1_7_21_axi_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[7] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[6] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[5] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[4] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[3] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[2] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[1] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEBUG_A_TRANS_SEQ[0] in module axi_interconnect_v1_7_21_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[7] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[6] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[127] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[126] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[125] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[124] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[123] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[122] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[121] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[120] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[119] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[118] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[117] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[116] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[115] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[114] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[113] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[112] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[111] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[110] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[109] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[108] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[107] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[106] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[105] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[104] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[103] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[102] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[101] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[100] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[99] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[98] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[97] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[96] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[63] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[62] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[61] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[60] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[59] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[58] in module axi_interconnect_v1_7_21_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.594 ; gain = 600.578 ; free physical = 47526 ; free virtual = 118619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2251.531 ; gain = 606.516 ; free physical = 47519 ; free virtual = 118612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2251.531 ; gain = 606.516 ; free physical = 47519 ; free virtual = 118612
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2254.500 ; gain = 0.000 ; free physical = 47487 ; free virtual = 118580
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-4365] The following ports on current instance 'inst' could not be traversed to top level ports, the result will not contain these ports '{S02_AXI_ACLK S03_AXI_ACLK S04_AXI_ACLK S05_AXI_ACLK S06_AXI_ACLK S07_AXI_ACLK S08_AXI_ACLK S09_AXI_ACLK S10_AXI_ACLK S11_AXI_ACLK S12_AXI_ACLK S13_AXI_ACLK S14_AXI_ACLK S15_AXI_ACLK}'. [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc:49]
Finished Parsing XDC File [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.312 ; gain = 0.000 ; free physical = 47464 ; free virtual = 118559
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2345.312 ; gain = 0.000 ; free physical = 47463 ; free virtual = 118558
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47455 ; free virtual = 118547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47455 ; free virtual = 118547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].gen_downsizer.downsizer_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].gen_downsizer.downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[0].gen_downsizer.downsizer_inst /\USE_READ.read_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].gen_downsizer.downsizer_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].gen_downsizer.downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_interconnect_inst/si_converter_bank/\gen_conv_slot[1].gen_downsizer.downsizer_inst /\USE_READ.read_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47455 ; free virtual = 118547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_21_axic_register_slice__parameterized9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47452 ; free virtual = 118546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 124   
+---Registers : 
	               67 Bit    Registers := 2     
	               39 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               26 Bit    Registers := 8     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 209   
+---Muxes : 
	   2 Input   39 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 16    
	   8 Input    7 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 21    
	   3 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 17    
	   8 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 99    
	   4 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 112   
	   4 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.m_mesg_i_reg' and it is trimmed from '67' to '66' bits. [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1547]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.m_mesg_i_reg' and it is trimmed from '67' to '66' bits. [/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/src/tb/conv/ip/axi_interconnect_0/hdl/axi_interconnect_v1_7_vl_rfs.v:1547]
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
INFO: [Synth 8-3332] Sequential element (axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]) is unused and will be removed from module axi_interconnect_v1_7_21_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47440 ; free virtual = 118537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                           | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47428 ; free virtual = 118524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47405 ; free virtual = 118508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                           | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|inst/\axi_interconnect_inst/si_converter_bank /\gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 47357 ; free virtual = 118466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46930 ; free virtual = 118039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46930 ; free virtual = 118039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46929 ; free virtual = 118037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46929 ; free virtual = 118037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46929 ; free virtual = 118037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46929 ; free virtual = 118037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    32|
|2     |LUT1     |   160|
|3     |LUT2     |   166|
|4     |LUT3     |   318|
|5     |LUT4     |   318|
|6     |LUT5     |   277|
|7     |LUT6     |   602|
|8     |RAM32M   |    18|
|9     |RAM32X1D |     8|
|10    |SRLC32E  |     3|
|11    |FDCE     |   138|
|12    |FDPE     |   102|
|13    |FDRE     |  1451|
|14    |FDSE     |    21|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46929 ; free virtual = 118037
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5607 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2345.312 ; gain = 606.516 ; free physical = 46929 ; free virtual = 118037
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.312 ; gain = 700.297 ; free physical = 46929 ; free virtual = 118037
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2345.312 ; gain = 0.000 ; free physical = 47208 ; free virtual = 118317
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.312 ; gain = 0.000 ; free physical = 47208 ; free virtual = 118315
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete | Checksum: 4f68f714
INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2345.312 ; gain = 1007.367 ; free physical = 47205 ; free virtual = 118312
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1835.741; main = 1494.276; forked = 341.638
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3292.840; main = 2345.316; forked = 979.539
INFO: [Common 17-1381] The checkpoint '/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/axi_interconnect_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_interconnect_0, cache-ID = 72614a8feaafcb70
INFO: [Coretcl 2-1174] Renamed 145 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/hsjang0918/Desktop/2022_dsd_final_project-nexys/build/layer_tb/conv_tb/conv_tb.runs/axi_interconnect_0_synth_1/axi_interconnect_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_interconnect_0_utilization_synth.rpt -pb axi_interconnect_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 00:16:08 2023...
