

================================================================
== Vitis HLS Report for 'p_hls_fptosi_float_i32'
================================================================
* Date:           Thu Sep  7 16:46:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_filter_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.465 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     623|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|     132|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     132|     632|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln341_fu_74_p2    |         +|   0|  0|   16|           9|           8|
    |result_V_2_fu_167_p2  |         -|   0|  0|   39|           1|          32|
    |sub_ln1311_fu_88_p2   |         -|   0|  0|   15|           7|           8|
    |r_V_fu_126_p2         |      lshr|   0|  0|  240|          79|          79|
    |result_V_fu_172_p3    |    select|   0|  0|   32|           1|          32|
    |ush_fu_98_p3          |    select|   0|  0|    9|           1|           9|
    |val_fu_160_p3         |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_132_p2       |       shl|   0|  0|  240|          79|          79|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  623|         178|         279|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_ce_reg                         |   1|   0|    1|          0|
    |ap_return_int_reg                 |  32|   0|   32|          0|
    |isNeg_reg_188                     |   1|   0|    1|          0|
    |p_Result_s_reg_178                |   1|   0|    1|          0|
    |p_Result_s_reg_178_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_reg_183                     |  23|   0|   23|          0|
    |ush_reg_193                       |   9|   0|    9|          0|
    |val_reg_198                       |  32|   0|   32|          0|
    |x_int_reg                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 132|   0|  132|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------+-----+-----+------------+------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  __hls_fptosi_float_i32|  return value|
|x          |   in|   32|     ap_none|                       x|        scalar|
+-----------+-----+-----+------------+------------------------+--------------+

