{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765457544785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765457544785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 09:52:21 2025 " "Processing started: Thu Dec 11 09:52:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765457544785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457544785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_2_sd -c projeto_2_sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_2_sd -c projeto_2_sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457544785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765457545014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765457545014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.sv" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457550594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457550594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457550595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457550595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457550596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457550596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaylcd.v 1 1 " "Found 1 design units, including 1 entities, in source file displaylcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayLCD " "Found entity 1: displayLCD" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457550597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457550597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file detector_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_botao " "Found entity 1: detector_botao" {  } { { "detector_botao.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/detector_botao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457550598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457550598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457550601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457550601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765457550627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:banco_memoria " "Elaborating entity \"memoria\" for hierarchy \"memoria:banco_memoria\"" {  } { { "CPU.v" "banco_memoria" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457550638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "CPU.v" "ula" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457550640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayLCD displayLCD:LCD " "Elaborating entity \"displayLCD\" for hierarchy \"displayLCD:LCD\"" {  } { { "CPU.v" "LCD" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457550641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 displayLCD.v(177) " "Verilog HDL assignment warning at displayLCD.v(177): truncated value with size 32 to match size of target (3)" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 displayLCD.v(259) " "Verilog HDL assignment warning at displayLCD.v(259): truncated value with size 32 to match size of target (6)" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displayLCD.v(284) " "Verilog HDL Case Statement warning at displayLCD.v(284): incomplete case statement has no default case item" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 284 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "displayLCD.v(284) " "Verilog HDL Case Statement information at displayLCD.v(284): all case item expressions in this case statement are onehot" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 284 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_rom.data_a 0 displayLCD.v(32) " "Net \"cmd_rom.data_a\" at displayLCD.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_rom.waddr_a 0 displayLCD.v(32) " "Net \"cmd_rom.waddr_a\" at displayLCD.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_rom.we_a 0 displayLCD.v(32) " "Net \"cmd_rom.we_a\" at displayLCD.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "displayLCD.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 "|CPU|displayLCD:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd displayLCD:LCD\|binario_bcd:conversor " "Elaborating entity \"binario_bcd\" for hierarchy \"displayLCD:LCD\|binario_bcd:conversor\"" {  } { { "displayLCD.v" "conversor" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457550643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.sv(16) " "Verilog HDL assignment warning at binario_bcd.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.sv" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550644 "|CPU|displayLCD:LCD|binario_bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.sv(17) " "Verilog HDL assignment warning at binario_bcd.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.sv" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550644 "|CPU|displayLCD:LCD|binario_bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.sv(18) " "Verilog HDL assignment warning at binario_bcd.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.sv" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550644 "|CPU|displayLCD:LCD|binario_bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.sv(19) " "Verilog HDL assignment warning at binario_bcd.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.sv" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550644 "|CPU|displayLCD:LCD|binario_bcd:conversor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.sv(20) " "Verilog HDL assignment warning at binario_bcd.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.sv" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/binario_bcd.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550644 "|CPU|displayLCD:LCD|binario_bcd:conversor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_botao detector_botao:detector_ligar " "Elaborating entity \"detector_botao\" for hierarchy \"detector_botao:detector_ligar\"" {  } { { "CPU.v" "detector_ligar" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457550645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 detector_botao.v(16) " "Verilog HDL assignment warning at detector_botao.v(16): truncated value with size 32 to match size of target (20)" {  } { { "detector_botao.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/detector_botao.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765457550645 "|CPU|detector_botao:detector_ligar"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "displayLCD:LCD\|cmd_rom " "RAM logic \"displayLCD:LCD\|cmd_rom\" is uninferred due to inappropriate RAM size" {  } { { "displayLCD.v" "cmd_rom" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/displayLCD.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765457550869 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765457550869 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ula:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula:ula\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/ula.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765457551209 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765457551209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ula:ula\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/ula.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457551235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"ula:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765457551235 ""}  } { { "ula.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/ula.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765457551235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765457551265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457551265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765457551760 "|CPU|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "CPU.v" "" { Text "D:/Users/ygcs/Downloads/projeto_2_SD/CPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765457551760 "|CPU|lcd_on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765457551760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765457551816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765457552644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765457552770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765457552770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1258 " "Implemented 1258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765457552831 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765457552831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1221 " "Implemented 1221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765457552831 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765457552831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765457552831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765457552843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 09:52:32 2025 " "Processing ended: Thu Dec 11 09:52:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765457552843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765457552843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765457552843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765457552843 ""}
