
reactionwheel_control_test_rig_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fa4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08007244  08007244  00008244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072c8  080072c8  00009088  2**0
                  CONTENTS
  4 .ARM          00000008  080072c8  080072c8  000082c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072d0  080072d0  00009088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072d0  080072d0  000082d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080072d4  080072d4  000082d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  24000000  080072d8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  24000088  08007360  00009088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  240003c4  08007360  000093c4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b03  00000000  00000000  000090b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e1  00000000  00000000  0001fbb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  000225a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de9  00000000  00000000  00023780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003bc2b  00000000  00000000  00024569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001708b  00000000  00000000  00060194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018a018  00000000  00000000  0007721f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00201237  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052fc  00000000  00000000  0020127c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00206578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800722c 	.word	0x0800722c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	0800722c 	.word	0x0800722c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b49      	ldr	r3, [pc, #292]	@ (800079c <SystemInit+0x12c>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a48      	ldr	r2, [pc, #288]	@ (800079c <SystemInit+0x12c>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b45      	ldr	r3, [pc, #276]	@ (800079c <SystemInit+0x12c>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a44      	ldr	r2, [pc, #272]	@ (800079c <SystemInit+0x12c>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <SystemInit+0x130>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <SystemInit+0x130>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a3e      	ldr	r2, [pc, #248]	@ (80007a0 <SystemInit+0x130>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b3d      	ldr	r3, [pc, #244]	@ (80007a4 <SystemInit+0x134>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a3c      	ldr	r2, [pc, #240]	@ (80007a4 <SystemInit+0x134>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b3a      	ldr	r3, [pc, #232]	@ (80007a4 <SystemInit+0x134>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b39      	ldr	r3, [pc, #228]	@ (80007a4 <SystemInit+0x134>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4938      	ldr	r1, [pc, #224]	@ (80007a4 <SystemInit+0x134>)
 80006c4:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <SystemInit+0x138>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b35      	ldr	r3, [pc, #212]	@ (80007a0 <SystemInit+0x130>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <SystemInit+0x130>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a30      	ldr	r2, [pc, #192]	@ (80007a0 <SystemInit+0x130>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b2f      	ldr	r3, [pc, #188]	@ (80007a4 <SystemInit+0x134>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b2d      	ldr	r3, [pc, #180]	@ (80007a4 <SystemInit+0x134>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <SystemInit+0x134>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b2a      	ldr	r3, [pc, #168]	@ (80007a4 <SystemInit+0x134>)
 80006fa:	4a2c      	ldr	r2, [pc, #176]	@ (80007ac <SystemInit+0x13c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <SystemInit+0x134>)
 8000700:	4a2b      	ldr	r2, [pc, #172]	@ (80007b0 <SystemInit+0x140>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <SystemInit+0x134>)
 8000706:	4a2b      	ldr	r2, [pc, #172]	@ (80007b4 <SystemInit+0x144>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <SystemInit+0x134>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <SystemInit+0x134>)
 8000712:	4a28      	ldr	r2, [pc, #160]	@ (80007b4 <SystemInit+0x144>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <SystemInit+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b21      	ldr	r3, [pc, #132]	@ (80007a4 <SystemInit+0x134>)
 800071e:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <SystemInit+0x144>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <SystemInit+0x134>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <SystemInit+0x134>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <SystemInit+0x134>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <SystemInit+0x148>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a1e      	ldr	r2, [pc, #120]	@ (80007b8 <SystemInit+0x148>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <SystemInit+0x14c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x150>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <SystemInit+0x154>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <SystemInit+0x134>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000764:	2b00      	cmp	r3, #0
 8000766:	d113      	bne.n	8000790 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <SystemInit+0x134>)
 800076a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800076e:	4a0d      	ldr	r2, [pc, #52]	@ (80007a4 <SystemInit+0x134>)
 8000770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000774:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <SystemInit+0x158>)
 800077a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800077e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <SystemInit+0x134>)
 8000782:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000786:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <SystemInit+0x134>)
 8000788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800078c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	52002000 	.word	0x52002000
 80007a4:	58024400 	.word	0x58024400
 80007a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80007ac:	02020200 	.word	0x02020200
 80007b0:	01ff0000 	.word	0x01ff0000
 80007b4:	01010280 	.word	0x01010280
 80007b8:	580000c0 	.word	0x580000c0
 80007bc:	5c001000 	.word	0x5c001000
 80007c0:	ffff0000 	.word	0xffff0000
 80007c4:	51008108 	.word	0x51008108
 80007c8:	52004000 	.word	0x52004000

080007cc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007d6:	f023 0302 	bic.w	r3, r3, #2
 80007da:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007dc:	bf00      	nop
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <ExitRun0Mode+0x2c>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0f9      	beq.n	80007de <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007ea:	bf00      	nop
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	58024800 	.word	0x58024800

080007fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000806:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000808:	bf00      	nop
 800080a:	4b59      	ldr	r3, [pc, #356]	@ (8000970 <main+0x174>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000812:	2b00      	cmp	r3, #0
 8000814:	d004      	beq.n	8000820 <main+0x24>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	1e5a      	subs	r2, r3, #1
 800081a:	607a      	str	r2, [r7, #4]
 800081c:	2b00      	cmp	r3, #0
 800081e:	dcf4      	bgt.n	800080a <main+0xe>
  if ( timeout < 0 )
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	da01      	bge.n	800082a <main+0x2e>
  {
  Error_Handler();
 8000826:	f000 fbef 	bl	8001008 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082a:	f001 f86f 	bl	800190c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082e:	f000 f8ab 	bl	8000988 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000832:	4b4f      	ldr	r3, [pc, #316]	@ (8000970 <main+0x174>)
 8000834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000838:	4a4d      	ldr	r2, [pc, #308]	@ (8000970 <main+0x174>)
 800083a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800083e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000842:	4b4b      	ldr	r3, [pc, #300]	@ (8000970 <main+0x174>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800084c:	603b      	str	r3, [r7, #0]
 800084e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000850:	2000      	movs	r0, #0
 8000852:	f001 fc7b 	bl	800214c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000856:	2100      	movs	r1, #0
 8000858:	2000      	movs	r0, #0
 800085a:	f001 fc91 	bl	8002180 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800085e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000862:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000864:	bf00      	nop
 8000866:	4b42      	ldr	r3, [pc, #264]	@ (8000970 <main+0x174>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800086e:	2b00      	cmp	r3, #0
 8000870:	d104      	bne.n	800087c <main+0x80>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	1e5a      	subs	r2, r3, #1
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	2b00      	cmp	r3, #0
 800087a:	dcf4      	bgt.n	8000866 <main+0x6a>
if ( timeout < 0 )
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	da01      	bge.n	8000886 <main+0x8a>
{
Error_Handler();
 8000882:	f000 fbc1 	bl	8001008 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000886:	f000 fa83 	bl	8000d90 <MX_GPIO_Init>
  MX_TIM2_Init();
 800088a:	f000 f8e7 	bl	8000a5c <MX_TIM2_Init>
  MX_TIM3_Init();
 800088e:	f000 f979 	bl	8000b84 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000892:	f000 fa05 	bl	8000ca0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000896:	2000      	movs	r0, #0
 8000898:	f000 fe0c 	bl	80014b4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800089c:	2001      	movs	r0, #1
 800089e:	f000 fe09 	bl	80014b4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80008a2:	2002      	movs	r0, #2
 80008a4:	f000 fe06 	bl	80014b4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80008a8:	2101      	movs	r1, #1
 80008aa:	2000      	movs	r0, #0
 80008ac:	f000 fecc 	bl	8001648 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80008b0:	4b30      	ldr	r3, [pc, #192]	@ (8000974 <main+0x178>)
 80008b2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80008b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000974 <main+0x178>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80008be:	4b2d      	ldr	r3, [pc, #180]	@ (8000974 <main+0x178>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80008c4:	4b2b      	ldr	r3, [pc, #172]	@ (8000974 <main+0x178>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80008ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000974 <main+0x178>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80008d0:	4928      	ldr	r1, [pc, #160]	@ (8000974 <main+0x178>)
 80008d2:	2000      	movs	r0, #0
 80008d4:	f000 ff3c 	bl	8001750 <BSP_COM_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <main+0xe6>
  {
    Error_Handler();
 80008de:	f000 fb93 	bl	8001008 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80008e2:	4825      	ldr	r0, [pc, #148]	@ (8000978 <main+0x17c>)
 80008e4:	f005 fe34 	bl	8006550 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 80008e8:	2000      	movs	r0, #0
 80008ea:	f000 fe59 	bl	80015a0 <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 80008ee:	2001      	movs	r0, #1
 80008f0:	f000 fe56 	bl	80015a0 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 80008f4:	2002      	movs	r0, #2
 80008f6:	f000 fe53 	bl	80015a0 <BSP_LED_On>
//
//  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) != HAL_OK) {
//	  BSP_LED_Off(LED_GREEN);
//  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) != HAL_OK) {
 80008fa:	210c      	movs	r1, #12
 80008fc:	481f      	ldr	r0, [pc, #124]	@ (800097c <main+0x180>)
 80008fe:	f003 f809 	bl	8003914 <HAL_TIM_PWM_Start>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d002      	beq.n	800090e <main+0x112>
	  BSP_LED_Off(LED_GREEN);
 8000908:	2000      	movs	r0, #0
 800090a:	f000 fe73 	bl	80015f4 <BSP_LED_Off>
  }

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800090e:	2100      	movs	r1, #0
 8000910:	481b      	ldr	r0, [pc, #108]	@ (8000980 <main+0x184>)
 8000912:	f003 f96f 	bl	8003bf4 <HAL_TIM_IC_Start_IT>
//      BSP_LED_Toggle(LED_RED);
//
//      /* ..... Perform your action ..... */
//    }

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000916:	2201      	movs	r2, #1
 8000918:	2110      	movs	r1, #16
 800091a:	481a      	ldr	r0, [pc, #104]	@ (8000984 <main+0x188>)
 800091c:	f001 fbfc 	bl	8002118 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000920:	2201      	movs	r2, #1
 8000922:	2120      	movs	r1, #32
 8000924:	4817      	ldr	r0, [pc, #92]	@ (8000984 <main+0x188>)
 8000926:	f001 fbf7 	bl	8002118 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);

	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 250);
 800092a:	4b14      	ldr	r3, [pc, #80]	@ (800097c <main+0x180>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	22fa      	movs	r2, #250	@ 0xfa
 8000930:	641a      	str	r2, [r3, #64]	@ 0x40
	  BSP_LED_On(LED_RED);
 8000932:	2002      	movs	r0, #2
 8000934:	f000 fe34 	bl	80015a0 <BSP_LED_On>

	  HAL_Delay(1000);
 8000938:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800093c:	f001 f878 	bl	8001a30 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2110      	movs	r1, #16
 8000944:	480f      	ldr	r0, [pc, #60]	@ (8000984 <main+0x188>)
 8000946:	f001 fbe7 	bl	8002118 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	2120      	movs	r1, #32
 800094e:	480d      	ldr	r0, [pc, #52]	@ (8000984 <main+0x188>)
 8000950:	f001 fbe2 	bl	8002118 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);

	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 250);
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <main+0x180>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	22fa      	movs	r2, #250	@ 0xfa
 800095a:	641a      	str	r2, [r3, #64]	@ 0x40
	  BSP_LED_Off(LED_RED);
 800095c:	2002      	movs	r0, #2
 800095e:	f000 fe49 	bl	80015f4 <BSP_LED_Off>

	  HAL_Delay(1000);
 8000962:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000966:	f001 f863 	bl	8001a30 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800096a:	bf00      	nop
 800096c:	e7d3      	b.n	8000916 <main+0x11a>
 800096e:	bf00      	nop
 8000970:	58024400 	.word	0x58024400
 8000974:	240000a4 	.word	0x240000a4
 8000978:	08007244 	.word	0x08007244
 800097c:	24000104 	.word	0x24000104
 8000980:	240000b8 	.word	0x240000b8
 8000984:	58020000 	.word	0x58020000

08000988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b09c      	sub	sp, #112	@ 0x70
 800098c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800098e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000992:	224c      	movs	r2, #76	@ 0x4c
 8000994:	2100      	movs	r1, #0
 8000996:	4618      	mov	r0, r3
 8000998:	f005 fe2f 	bl	80065fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	2220      	movs	r2, #32
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f005 fe29 	bl	80065fa <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80009a8:	2004      	movs	r0, #4
 80009aa:	f001 fbfd 	bl	80021a8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009ae:	2300      	movs	r3, #0
 80009b0:	603b      	str	r3, [r7, #0]
 80009b2:	4b28      	ldr	r3, [pc, #160]	@ (8000a54 <SystemClock_Config+0xcc>)
 80009b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b6:	4a27      	ldr	r2, [pc, #156]	@ (8000a54 <SystemClock_Config+0xcc>)
 80009b8:	f023 0301 	bic.w	r3, r3, #1
 80009bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80009be:	4b25      	ldr	r3, [pc, #148]	@ (8000a54 <SystemClock_Config+0xcc>)
 80009c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	603b      	str	r3, [r7, #0]
 80009c8:	4b23      	ldr	r3, [pc, #140]	@ (8000a58 <SystemClock_Config+0xd0>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009d0:	4a21      	ldr	r2, [pc, #132]	@ (8000a58 <SystemClock_Config+0xd0>)
 80009d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d6:	6193      	str	r3, [r2, #24]
 80009d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <SystemClock_Config+0xd0>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009e0:	603b      	str	r3, [r7, #0]
 80009e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009e4:	bf00      	nop
 80009e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a58 <SystemClock_Config+0xd0>)
 80009e8:	699b      	ldr	r3, [r3, #24]
 80009ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009f2:	d1f8      	bne.n	80009e6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009f4:	2302      	movs	r3, #2
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009fc:	2340      	movs	r3, #64	@ 0x40
 80009fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a00:	2300      	movs	r3, #0
 8000a02:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 fc27 	bl	800225c <HAL_RCC_OscConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a14:	f000 faf8 	bl	8001008 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a18:	233f      	movs	r3, #63	@ 0x3f
 8000a1a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a34:	2300      	movs	r3, #0
 8000a36:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f002 f867 	bl	8002b10 <HAL_RCC_ClockConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000a48:	f000 fade 	bl	8001008 <Error_Handler>
  }
}
 8000a4c:	bf00      	nop
 8000a4e:	3770      	adds	r7, #112	@ 0x70
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	58000400 	.word	0x58000400
 8000a58:	58024800 	.word	0x58024800

08000a5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08c      	sub	sp, #48	@ 0x30
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a62:	f107 0320 	add.w	r3, r7, #32
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a88:	4b3d      	ldr	r3, [pc, #244]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000a8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 639;
 8000a90:	4b3b      	ldr	r3, [pc, #236]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000a92:	f240 227f 	movw	r2, #639	@ 0x27f
 8000a96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a98:	4b39      	ldr	r3, [pc, #228]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a9e:	4b38      	ldr	r3, [pc, #224]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8000aa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa6:	4b36      	ldr	r3, [pc, #216]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aac:	4b34      	ldr	r3, [pc, #208]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ab2:	4833      	ldr	r0, [pc, #204]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000ab4:	f002 fe76 	bl	80037a4 <HAL_TIM_Base_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000abe:	f000 faa3 	bl	8001008 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ac8:	f107 0320 	add.w	r3, r7, #32
 8000acc:	4619      	mov	r1, r3
 8000ace:	482c      	ldr	r0, [pc, #176]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000ad0:	f003 fc98 	bl	8004404 <HAL_TIM_ConfigClockSource>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000ada:	f000 fa95 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000ade:	4828      	ldr	r0, [pc, #160]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000ae0:	f003 f826 	bl	8003b30 <HAL_TIM_IC_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000aea:	f000 fa8d 	bl	8001008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	4619      	mov	r1, r3
 8000afc:	4820      	ldr	r0, [pc, #128]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000afe:	f004 fb49 	bl	8005194 <HAL_TIMEx_MasterConfigSynchronization>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000b08:	f000 fa7e 	bl	8001008 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b10:	2301      	movs	r3, #1
 8000b12:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 8000b18:	230f      	movs	r3, #15
 8000b1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	4619      	mov	r1, r3
 8000b22:	4817      	ldr	r0, [pc, #92]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000b24:	f003 fabd 	bl	80040a2 <HAL_TIM_IC_ConfigChannel>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000b2e:	f000 fa6b 	bl	8001008 <Error_Handler>
  }
  sConfigIC.ICFilter = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	2204      	movs	r2, #4
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4810      	ldr	r0, [pc, #64]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000b3e:	f003 fab0 	bl	80040a2 <HAL_TIM_IC_ConfigChannel>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8000b48:	f000 fa5e 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2208      	movs	r2, #8
 8000b50:	4619      	mov	r1, r3
 8000b52:	480b      	ldr	r0, [pc, #44]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000b54:	f003 faa5 	bl	80040a2 <HAL_TIM_IC_ConfigChannel>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8000b5e:	f000 fa53 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	220c      	movs	r2, #12
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_TIM2_Init+0x124>)
 8000b6a:	f003 fa9a 	bl	80040a2 <HAL_TIM_IC_ConfigChannel>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8000b74:	f000 fa48 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	3730      	adds	r7, #48	@ 0x30
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	240000b8 	.word	0x240000b8

08000b84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08e      	sub	sp, #56	@ 0x38
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b98:	f107 031c 	add.w	r3, r7, #28
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ba4:	463b      	mov	r3, r7
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	609a      	str	r2, [r3, #8]
 8000bae:	60da      	str	r2, [r3, #12]
 8000bb0:	611a      	str	r2, [r3, #16]
 8000bb2:	615a      	str	r2, [r3, #20]
 8000bb4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bb6:	4b38      	ldr	r3, [pc, #224]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bb8:	4a38      	ldr	r2, [pc, #224]	@ (8000c9c <MX_TIM3_Init+0x118>)
 8000bba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000bbc:	4b36      	ldr	r3, [pc, #216]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc2:	4b35      	ldr	r3, [pc, #212]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 799;
 8000bc8:	4b33      	ldr	r3, [pc, #204]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bca:	f240 321f 	movw	r2, #799	@ 0x31f
 8000bce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd0:	4b31      	ldr	r3, [pc, #196]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b30      	ldr	r3, [pc, #192]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000bdc:	482e      	ldr	r0, [pc, #184]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bde:	f002 fde1 	bl	80037a4 <HAL_TIM_Base_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000be8:	f000 fa0e 	bl	8001008 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4827      	ldr	r0, [pc, #156]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000bfa:	f003 fc03 	bl	8004404 <HAL_TIM_ConfigClockSource>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000c04:	f000 fa00 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c08:	4823      	ldr	r0, [pc, #140]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000c0a:	f002 fe22 	bl	8003852 <HAL_TIM_PWM_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000c14:	f000 f9f8 	bl	8001008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c20:	f107 031c 	add.w	r3, r7, #28
 8000c24:	4619      	mov	r1, r3
 8000c26:	481c      	ldr	r0, [pc, #112]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000c28:	f004 fab4 	bl	8005194 <HAL_TIMEx_MasterConfigSynchronization>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000c32:	f000 f9e9 	bl	8001008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c36:	2360      	movs	r3, #96	@ 0x60
 8000c38:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c42:	2300      	movs	r3, #0
 8000c44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c46:	463b      	mov	r3, r7
 8000c48:	2204      	movs	r2, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4812      	ldr	r0, [pc, #72]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000c4e:	f003 fac5 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000c58:	f000 f9d6 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	2208      	movs	r2, #8
 8000c60:	4619      	mov	r1, r3
 8000c62:	480d      	ldr	r0, [pc, #52]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000c64:	f003 faba 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8000c6e:	f000 f9cb 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c72:	463b      	mov	r3, r7
 8000c74:	220c      	movs	r2, #12
 8000c76:	4619      	mov	r1, r3
 8000c78:	4807      	ldr	r0, [pc, #28]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000c7a:	f003 faaf 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8000c84:	f000 f9c0 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c88:	4803      	ldr	r0, [pc, #12]	@ (8000c98 <MX_TIM3_Init+0x114>)
 8000c8a:	f000 fa7d 	bl	8001188 <HAL_TIM_MspPostInit>

}
 8000c8e:	bf00      	nop
 8000c90:	3738      	adds	r7, #56	@ 0x38
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	24000104 	.word	0x24000104
 8000c9c:	40000400 	.word	0x40000400

08000ca0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08e      	sub	sp, #56	@ 0x38
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ca6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	605a      	str	r2, [r3, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
 8000ccc:	611a      	str	r2, [r3, #16]
 8000cce:	615a      	str	r2, [r3, #20]
 8000cd0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000cd2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000cd4:	4a2d      	ldr	r2, [pc, #180]	@ (8000d8c <MX_TIM4_Init+0xec>)
 8000cd6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cde:	4b2a      	ldr	r3, [pc, #168]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000ce4:	4b28      	ldr	r3, [pc, #160]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000ce6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cec:	4b26      	ldr	r3, [pc, #152]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf2:	4b25      	ldr	r3, [pc, #148]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cf8:	4823      	ldr	r0, [pc, #140]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000cfa:	f002 fd53 	bl	80037a4 <HAL_TIM_Base_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000d04:	f000 f980 	bl	8001008 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000d0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d12:	4619      	mov	r1, r3
 8000d14:	481c      	ldr	r0, [pc, #112]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000d16:	f003 fb75 	bl	8004404 <HAL_TIM_ConfigClockSource>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000d20:	f000 f972 	bl	8001008 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000d24:	4818      	ldr	r0, [pc, #96]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000d26:	f002 fd94 	bl	8003852 <HAL_TIM_PWM_Init>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000d30:	f000 f96a 	bl	8001008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	4619      	mov	r1, r3
 8000d42:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000d44:	f004 fa26 	bl	8005194 <HAL_TIMEx_MasterConfigSynchronization>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000d4e:	f000 f95b 	bl	8001008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d52:	2360      	movs	r3, #96	@ 0x60
 8000d54:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d62:	463b      	mov	r3, r7
 8000d64:	2200      	movs	r2, #0
 8000d66:	4619      	mov	r1, r3
 8000d68:	4807      	ldr	r0, [pc, #28]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000d6a:	f003 fa37 	bl	80041dc <HAL_TIM_PWM_ConfigChannel>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000d74:	f000 f948 	bl	8001008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <MX_TIM4_Init+0xe8>)
 8000d7a:	f000 fa05 	bl	8001188 <HAL_TIM_MspPostInit>

}
 8000d7e:	bf00      	nop
 8000d80:	3738      	adds	r7, #56	@ 0x38
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	24000150 	.word	0x24000150
 8000d8c:	40000800 	.word	0x40000800

08000d90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
 8000da4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da6:	4b5a      	ldr	r3, [pc, #360]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dac:	4a58      	ldr	r2, [pc, #352]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000dae:	f043 0304 	orr.w	r3, r3, #4
 8000db2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000db6:	4b56      	ldr	r3, [pc, #344]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dbc:	f003 0304 	and.w	r3, r3, #4
 8000dc0:	613b      	str	r3, [r7, #16]
 8000dc2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc4:	4b52      	ldr	r3, [pc, #328]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dca:	4a51      	ldr	r2, [pc, #324]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000dcc:	f043 0301 	orr.w	r3, r3, #1
 8000dd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dd4:	4b4e      	ldr	r3, [pc, #312]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de2:	4b4b      	ldr	r3, [pc, #300]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de8:	4a49      	ldr	r2, [pc, #292]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000dea:	f043 0302 	orr.w	r3, r3, #2
 8000dee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000df2:	4b47      	ldr	r3, [pc, #284]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e00:	4b43      	ldr	r3, [pc, #268]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e06:	4a42      	ldr	r2, [pc, #264]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e08:	f043 0308 	orr.w	r3, r3, #8
 8000e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e10:	4b3f      	ldr	r3, [pc, #252]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	f003 0308 	and.w	r3, r3, #8
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e1e:	4b3c      	ldr	r3, [pc, #240]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e24:	4a3a      	ldr	r2, [pc, #232]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e2e:	4b38      	ldr	r3, [pc, #224]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e38:	603b      	str	r3, [r7, #0]
 8000e3a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2130      	movs	r1, #48	@ 0x30
 8000e40:	4834      	ldr	r0, [pc, #208]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000e42:	f001 f969 	bl	8002118 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e46:	2332      	movs	r3, #50	@ 0x32
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e56:	230b      	movs	r3, #11
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	482d      	ldr	r0, [pc, #180]	@ (8000f18 <MX_GPIO_Init+0x188>)
 8000e62:	f000 ffa9 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e66:	2386      	movs	r3, #134	@ 0x86
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e76:	230b      	movs	r3, #11
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4824      	ldr	r0, [pc, #144]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000e82:	f000 ff99 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000e86:	2330      	movs	r3, #48	@ 0x30
 8000e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2300      	movs	r3, #0
 8000e94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	481d      	ldr	r0, [pc, #116]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000e9e:	f000 ff8b 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ea2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eb4:	230b      	movs	r3, #11
 8000eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4817      	ldr	r0, [pc, #92]	@ (8000f1c <MX_GPIO_Init+0x18c>)
 8000ec0:	f000 ff7a 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000ec4:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000ed6:	230a      	movs	r3, #10
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	480c      	ldr	r0, [pc, #48]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000ee2:	f000 ff69 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000ee6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000eea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eec:	2302      	movs	r3, #2
 8000eee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ef8:	230b      	movs	r3, #11
 8000efa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	4619      	mov	r1, r3
 8000f02:	4807      	ldr	r0, [pc, #28]	@ (8000f20 <MX_GPIO_Init+0x190>)
 8000f04:	f000 ff58 	bl	8001db8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f08:	bf00      	nop
 8000f0a:	3728      	adds	r7, #40	@ 0x28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	58024400 	.word	0x58024400
 8000f14:	58020000 	.word	0x58020000
 8000f18:	58020800 	.word	0x58020800
 8000f1c:	58020400 	.word	0x58020400
 8000f20:	58021800 	.word	0x58021800
 8000f24:	00000000 	.word	0x00000000

08000f28 <HAL_TIM_IC_CaptureCallback>:

uint32_t capture[4] = {0};
double RPM[4] = {0};

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1))
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d13d      	bne.n	8000fba <HAL_TIM_IC_CaptureCallback+0x92>
    {
    	if (capture[0] == 0)
 8000f3e:	4b26      	ldr	r3, [pc, #152]	@ (8000fd8 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d10e      	bne.n	8000f64 <HAL_TIM_IC_CaptureCallback+0x3c>
    	{
    		capture[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f46:	2100      	movs	r1, #0
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f003 fb53 	bl	80045f4 <HAL_TIM_ReadCapturedValue>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	4a21      	ldr	r2, [pc, #132]	@ (8000fd8 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000f52:	6013      	str	r3, [r2, #0]
    		RPM[0] = 0;
 8000f54:	4921      	ldr	r1, [pc, #132]	@ (8000fdc <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000f56:	f04f 0200 	mov.w	r2, #0
 8000f5a:	f04f 0300 	mov.w	r3, #0
 8000f5e:	e9c1 2300 	strd	r2, r3, [r1]
    		capture[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
    		RPM[0] = (double)(capture[0] - prev_capture)*0.00001;
    		RPM[0] = 1.0 / (6.0 * RPM[0]) * 60.0;
    	}
    }
}
 8000f62:	e02a      	b.n	8000fba <HAL_TIM_IC_CaptureCallback+0x92>
    		uint32_t prev_capture = capture[0];
 8000f64:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd8 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	60fb      	str	r3, [r7, #12]
    		capture[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f003 fb41 	bl	80045f4 <HAL_TIM_ReadCapturedValue>
 8000f72:	4603      	mov	r3, r0
 8000f74:	4a18      	ldr	r2, [pc, #96]	@ (8000fd8 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000f76:	6013      	str	r3, [r2, #0]
    		RPM[0] = (double)(capture[0] - prev_capture)*0.00001;
 8000f78:	4b17      	ldr	r3, [pc, #92]	@ (8000fd8 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	ee07 3a90 	vmov	s15, r3
 8000f84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000f88:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8000fc8 <HAL_TIM_IC_CaptureCallback+0xa0>
 8000f8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f90:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000f92:	ed83 7b00 	vstr	d7, [r3]
    		RPM[0] = 1.0 / (6.0 * RPM[0]) * 60.0;
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000f98:	ed93 7b00 	vldr	d7, [r3]
 8000f9c:	eeb1 6b08 	vmov.f64	d6, #24	@ 0x40c00000  6.0
 8000fa0:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000fa4:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8000fa8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000fac:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000fd0 <HAL_TIM_IC_CaptureCallback+0xa8>
 8000fb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fb4:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000fb6:	ed83 7b00 	vstr	d7, [r3]
}
 8000fba:	bf00      	nop
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	f3af 8000 	nop.w
 8000fc8:	88e368f1 	.word	0x88e368f1
 8000fcc:	3ee4f8b5 	.word	0x3ee4f8b5
 8000fd0:	00000000 	.word	0x00000000
 8000fd4:	404e0000 	.word	0x404e0000
 8000fd8:	2400019c 	.word	0x2400019c
 8000fdc:	240001b0 	.word	0x240001b0

08000fe0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d102      	bne.n	8000ff6 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000ff0:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <BSP_PB_Callback+0x24>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	601a      	str	r2, [r3, #0]
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	240000b4 	.word	0x240000b4

08001008 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800100c:	b672      	cpsid	i
}
 800100e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <Error_Handler+0x8>

08001014 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_MspInit+0x30>)
 800101c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001020:	4a08      	ldr	r2, [pc, #32]	@ (8001044 <HAL_MspInit+0x30>)
 8001022:	f043 0302 	orr.w	r3, r3, #2
 8001026:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_MspInit+0x30>)
 800102c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001030:	f003 0302 	and.w	r3, r3, #2
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	58024400 	.word	0x58024400

08001048 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08c      	sub	sp, #48	@ 0x30
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001068:	d156      	bne.n	8001118 <HAL_TIM_Base_MspInit+0xd0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800106a:	4b42      	ldr	r3, [pc, #264]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800106c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001070:	4a40      	ldr	r2, [pc, #256]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800107a:	4b3e      	ldr	r3, [pc, #248]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800107c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	61bb      	str	r3, [r7, #24]
 8001086:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001088:	4b3a      	ldr	r3, [pc, #232]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800108a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800108e:	4a39      	ldr	r2, [pc, #228]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001098:	4b36      	ldr	r3, [pc, #216]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800109a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a6:	4b33      	ldr	r3, [pc, #204]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 80010a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ac:	4a31      	ldr	r2, [pc, #196]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 80010ae:	f043 0302 	orr.w	r3, r3, #2
 80010b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 80010b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	693b      	ldr	r3, [r7, #16]
    PA0     ------> TIM2_CH1
    PA3     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80010c4:	2309      	movs	r3, #9
 80010c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c8:	2302      	movs	r3, #2
 80010ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	2300      	movs	r3, #0
 80010d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010d4:	2301      	movs	r3, #1
 80010d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	4619      	mov	r1, r3
 80010de:	4826      	ldr	r0, [pc, #152]	@ (8001178 <HAL_TIM_Base_MspInit+0x130>)
 80010e0:	f000 fe6a 	bl	8001db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 80010e4:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80010e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010f6:	2301      	movs	r3, #1
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	4619      	mov	r1, r3
 8001100:	481e      	ldr	r0, [pc, #120]	@ (800117c <HAL_TIM_Base_MspInit+0x134>)
 8001102:	f000 fe59 	bl	8001db8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2100      	movs	r1, #0
 800110a:	201c      	movs	r0, #28
 800110c:	f000 fd9b 	bl	8001c46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001110:	201c      	movs	r0, #28
 8001112:	f000 fdb2 	bl	8001c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001116:	e028      	b.n	800116a <HAL_TIM_Base_MspInit+0x122>
  else if(htim_base->Instance==TIM3)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a18      	ldr	r2, [pc, #96]	@ (8001180 <HAL_TIM_Base_MspInit+0x138>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d10f      	bne.n	8001142 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001122:	4b14      	ldr	r3, [pc, #80]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 8001124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001128:	4a12      	ldr	r2, [pc, #72]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800112a:	f043 0302 	orr.w	r3, r3, #2
 800112e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001132:	4b10      	ldr	r3, [pc, #64]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 8001134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]
}
 8001140:	e013      	b.n	800116a <HAL_TIM_Base_MspInit+0x122>
  else if(htim_base->Instance==TIM4)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a0f      	ldr	r2, [pc, #60]	@ (8001184 <HAL_TIM_Base_MspInit+0x13c>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d10e      	bne.n	800116a <HAL_TIM_Base_MspInit+0x122>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800114c:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800114e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001152:	4a08      	ldr	r2, [pc, #32]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 8001154:	f043 0304 	orr.w	r3, r3, #4
 8001158:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <HAL_TIM_Base_MspInit+0x12c>)
 800115e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
}
 800116a:	bf00      	nop
 800116c:	3730      	adds	r7, #48	@ 0x30
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	58024400 	.word	0x58024400
 8001178:	58020000 	.word	0x58020000
 800117c:	58020400 	.word	0x58020400
 8001180:	40000400 	.word	0x40000400
 8001184:	40000800 	.word	0x40000800

08001188 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	@ 0x28
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a35      	ldr	r2, [pc, #212]	@ (800127c <HAL_TIM_MspPostInit+0xf4>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d13f      	bne.n	800122a <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 80011ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011b0:	4a33      	ldr	r2, [pc, #204]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 80011b2:	f043 0302 	orr.w	r3, r3, #2
 80011b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ba:	4b31      	ldr	r3, [pc, #196]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 80011bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 80011ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011d8:	4b29      	ldr	r3, [pc, #164]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 80011da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011e6:	2302      	movs	r3, #2
 80011e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011f6:	2302      	movs	r3, #2
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4619      	mov	r1, r3
 8001200:	4820      	ldr	r0, [pc, #128]	@ (8001284 <HAL_TIM_MspPostInit+0xfc>)
 8001202:	f000 fdd9 	bl	8001db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001206:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800120a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120c:	2302      	movs	r3, #2
 800120e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001218:	2302      	movs	r3, #2
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	4819      	ldr	r0, [pc, #100]	@ (8001288 <HAL_TIM_MspPostInit+0x100>)
 8001224:	f000 fdc8 	bl	8001db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001228:	e024      	b.n	8001274 <HAL_TIM_MspPostInit+0xec>
  else if(htim->Instance==TIM4)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a17      	ldr	r2, [pc, #92]	@ (800128c <HAL_TIM_MspPostInit+0x104>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d11f      	bne.n	8001274 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 8001236:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800123a:	4a11      	ldr	r2, [pc, #68]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 800123c:	f043 0308 	orr.w	r3, r3, #8
 8001240:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001244:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <HAL_TIM_MspPostInit+0xf8>)
 8001246:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001260:	2300      	movs	r3, #0
 8001262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001264:	2302      	movs	r3, #2
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	4808      	ldr	r0, [pc, #32]	@ (8001290 <HAL_TIM_MspPostInit+0x108>)
 8001270:	f000 fda2 	bl	8001db8 <HAL_GPIO_Init>
}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	@ 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40000400 	.word	0x40000400
 8001280:	58024400 	.word	0x58024400
 8001284:	58020400 	.word	0x58020400
 8001288:	58020800 	.word	0x58020800
 800128c:	40000800 	.word	0x40000800
 8001290:	58020c00 	.word	0x58020c00

08001294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <NMI_Handler+0x4>

0800129c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <HardFault_Handler+0x4>

080012a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <MemManage_Handler+0x4>

080012ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <BusFault_Handler+0x4>

080012b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <UsageFault_Handler+0x4>

080012bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ca:	b480      	push	{r7}
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ea:	f000 fb81 	bl	80019f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012f8:	4802      	ldr	r0, [pc, #8]	@ (8001304 <TIM2_IRQHandler+0x10>)
 80012fa:	f002 fdcb 	bl	8003e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	240000b8 	.word	0x240000b8

08001308 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800130c:	2000      	movs	r0, #0
 800130e:	f000 fa0d 	bl	800172c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}

08001316 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b086      	sub	sp, #24
 800131a:	af00      	add	r7, sp, #0
 800131c:	60f8      	str	r0, [r7, #12]
 800131e:	60b9      	str	r1, [r7, #8]
 8001320:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
 8001326:	e00a      	b.n	800133e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001328:	f3af 8000 	nop.w
 800132c:	4601      	mov	r1, r0
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	60ba      	str	r2, [r7, #8]
 8001334:	b2ca      	uxtb	r2, r1
 8001336:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	3301      	adds	r3, #1
 800133c:	617b      	str	r3, [r7, #20]
 800133e:	697a      	ldr	r2, [r7, #20]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	429a      	cmp	r2, r3
 8001344:	dbf0      	blt.n	8001328 <_read+0x12>
  }

  return len;
 8001346:	687b      	ldr	r3, [r7, #4]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3718      	adds	r7, #24
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	e009      	b.n	8001376 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	1c5a      	adds	r2, r3, #1
 8001366:	60ba      	str	r2, [r7, #8]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fa52 	bl	8001814 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	3301      	adds	r3, #1
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	697a      	ldr	r2, [r7, #20]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	429a      	cmp	r2, r3
 800137c:	dbf1      	blt.n	8001362 <_write+0x12>
  }
  return len;
 800137e:	687b      	ldr	r3, [r7, #4]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <_close>:

int _close(int file)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001390:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001394:	4618      	mov	r0, r3
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013b0:	605a      	str	r2, [r3, #4]
  return 0;
 80013b2:	2300      	movs	r3, #0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <_isatty>:

int _isatty(int file)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013c8:	2301      	movs	r3, #1
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b085      	sub	sp, #20
 80013da:	af00      	add	r7, sp, #0
 80013dc:	60f8      	str	r0, [r7, #12]
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013e2:	2300      	movs	r3, #0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	@ (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f005 f93a 	bl	8006698 <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	@ (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	24080000 	.word	0x24080000
 8001450:	00000400 	.word	0x00000400
 8001454:	240001d0 	.word	0x240001d0
 8001458:	240003c8 	.word	0x240003c8

0800145c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800145c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001498 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001460:	f7ff f9b4 	bl	80007cc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001464:	f7ff f904 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001468:	480c      	ldr	r0, [pc, #48]	@ (800149c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800146a:	490d      	ldr	r1, [pc, #52]	@ (80014a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800146c:	4a0d      	ldr	r2, [pc, #52]	@ (80014a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a0a      	ldr	r2, [pc, #40]	@ (80014a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001480:	4c0a      	ldr	r4, [pc, #40]	@ (80014ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148e:	f005 f909 	bl	80066a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001492:	f7ff f9b3 	bl	80007fc <main>
  bx  lr
 8001496:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001498:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800149c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014a0:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 80014a4:	080072d8 	.word	0x080072d8
  ldr r2, =_sbss
 80014a8:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 80014ac:	240003c4 	.word	0x240003c4

080014b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC3_IRQHandler>
	...

080014b4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08c      	sub	sp, #48	@ 0x30
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80014be:	2300      	movs	r3, #0
 80014c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d009      	beq.n	80014dc <BSP_LED_Init+0x28>
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d006      	beq.n	80014dc <BSP_LED_Init+0x28>
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d003      	beq.n	80014dc <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80014d4:	f06f 0301 	mvn.w	r3, #1
 80014d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014da:	e055      	b.n	8001588 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10f      	bne.n	8001502 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80014e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <BSP_LED_Init+0xe0>)
 80014e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014e8:	4a2a      	ldr	r2, [pc, #168]	@ (8001594 <BSP_LED_Init+0xe0>)
 80014ea:	f043 0302 	orr.w	r3, r3, #2
 80014ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014f2:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <BSP_LED_Init+0xe0>)
 80014f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	e021      	b.n	8001546 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d10f      	bne.n	8001528 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001508:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <BSP_LED_Init+0xe0>)
 800150a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800150e:	4a21      	ldr	r2, [pc, #132]	@ (8001594 <BSP_LED_Init+0xe0>)
 8001510:	f043 0310 	orr.w	r3, r3, #16
 8001514:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001518:	4b1e      	ldr	r3, [pc, #120]	@ (8001594 <BSP_LED_Init+0xe0>)
 800151a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800151e:	f003 0310 	and.w	r3, r3, #16
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	e00e      	b.n	8001546 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001528:	4b1a      	ldr	r3, [pc, #104]	@ (8001594 <BSP_LED_Init+0xe0>)
 800152a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800152e:	4a19      	ldr	r2, [pc, #100]	@ (8001594 <BSP_LED_Init+0xe0>)
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001538:	4b16      	ldr	r3, [pc, #88]	@ (8001594 <BSP_LED_Init+0xe0>)
 800153a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	4a13      	ldr	r2, [pc, #76]	@ (8001598 <BSP_LED_Init+0xe4>)
 800154a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800154e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001550:	2301      	movs	r3, #1
 8001552:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <BSP_LED_Init+0xe8>)
 8001560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001564:	f107 0218 	add.w	r2, r7, #24
 8001568:	4611      	mov	r1, r2
 800156a:	4618      	mov	r0, r3
 800156c:	f000 fc24 	bl	8001db8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <BSP_LED_Init+0xe8>)
 8001574:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	4a07      	ldr	r2, [pc, #28]	@ (8001598 <BSP_LED_Init+0xe4>)
 800157c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001580:	2200      	movs	r2, #0
 8001582:	4619      	mov	r1, r3
 8001584:	f000 fdc8 	bl	8002118 <HAL_GPIO_WritePin>
  }

  return ret;
 8001588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800158a:	4618      	mov	r0, r3
 800158c:	3730      	adds	r7, #48	@ 0x30
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	58024400 	.word	0x58024400
 8001598:	08007270 	.word	0x08007270
 800159c:	2400000c 	.word	0x2400000c

080015a0 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d009      	beq.n	80015c8 <BSP_LED_On+0x28>
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d006      	beq.n	80015c8 <BSP_LED_On+0x28>
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d003      	beq.n	80015c8 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80015c0:	f06f 0301 	mvn.w	r3, #1
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	e00b      	b.n	80015e0 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <BSP_LED_On+0x4c>)
 80015cc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4a07      	ldr	r2, [pc, #28]	@ (80015f0 <BSP_LED_On+0x50>)
 80015d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015d8:	2201      	movs	r2, #1
 80015da:	4619      	mov	r1, r3
 80015dc:	f000 fd9c 	bl	8002118 <HAL_GPIO_WritePin>
  }

  return ret;
 80015e0:	68fb      	ldr	r3, [r7, #12]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	2400000c 	.word	0x2400000c
 80015f0:	08007270 	.word	0x08007270

080015f4 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d009      	beq.n	800161c <BSP_LED_Off+0x28>
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d006      	beq.n	800161c <BSP_LED_Off+0x28>
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	2b02      	cmp	r3, #2
 8001612:	d003      	beq.n	800161c <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001614:	f06f 0301 	mvn.w	r3, #1
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	e00b      	b.n	8001634 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	4a08      	ldr	r2, [pc, #32]	@ (8001640 <BSP_LED_Off+0x4c>)
 8001620:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	4a07      	ldr	r2, [pc, #28]	@ (8001644 <BSP_LED_Off+0x50>)
 8001628:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800162c:	2200      	movs	r2, #0
 800162e:	4619      	mov	r1, r3
 8001630:	f000 fd72 	bl	8002118 <HAL_GPIO_WritePin>
  }

  return ret;
 8001634:	68fb      	ldr	r3, [r7, #12]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	2400000c 	.word	0x2400000c
 8001644:	08007270 	.word	0x08007270

08001648 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	460a      	mov	r2, r1
 8001652:	71fb      	strb	r3, [r7, #7]
 8001654:	4613      	mov	r3, r2
 8001656:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001658:	4b2e      	ldr	r3, [pc, #184]	@ (8001714 <BSP_PB_Init+0xcc>)
 800165a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800165e:	4a2d      	ldr	r2, [pc, #180]	@ (8001714 <BSP_PB_Init+0xcc>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001668:	4b2a      	ldr	r3, [pc, #168]	@ (8001714 <BSP_PB_Init+0xcc>)
 800166a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800166e:	f003 0304 	and.w	r3, r3, #4
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001676:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800167a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800167c:	2302      	movs	r3, #2
 800167e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001680:	2302      	movs	r3, #2
 8001682:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001684:	79bb      	ldrb	r3, [r7, #6]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d10c      	bne.n	80016a4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	4a21      	ldr	r2, [pc, #132]	@ (8001718 <BSP_PB_Init+0xd0>)
 8001692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001696:	f107 020c 	add.w	r2, r7, #12
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fb8b 	bl	8001db8 <HAL_GPIO_Init>
 80016a2:	e031      	b.n	8001708 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80016a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016a8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001718 <BSP_PB_Init+0xd0>)
 80016ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b2:	f107 020c 	add.w	r2, r7, #12
 80016b6:	4611      	mov	r1, r2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fb7d 	bl	8001db8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	4a16      	ldr	r2, [pc, #88]	@ (800171c <BSP_PB_Init+0xd4>)
 80016c4:	441a      	add	r2, r3
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	4915      	ldr	r1, [pc, #84]	@ (8001720 <BSP_PB_Init+0xd8>)
 80016ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80016ce:	4619      	mov	r1, r3
 80016d0:	4610      	mov	r0, r2
 80016d2:	f000 fb20 	bl	8001d16 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	4a10      	ldr	r2, [pc, #64]	@ (800171c <BSP_PB_Init+0xd4>)
 80016dc:	1898      	adds	r0, r3, r2
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	4a10      	ldr	r2, [pc, #64]	@ (8001724 <BSP_PB_Init+0xdc>)
 80016e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e6:	461a      	mov	r2, r3
 80016e8:	2100      	movs	r1, #0
 80016ea:	f000 faf5 	bl	8001cd8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80016ee:	2028      	movs	r0, #40	@ 0x28
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	4a0d      	ldr	r2, [pc, #52]	@ (8001728 <BSP_PB_Init+0xe0>)
 80016f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f8:	2200      	movs	r2, #0
 80016fa:	4619      	mov	r1, r3
 80016fc:	f000 faa3 	bl	8001c46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001700:	2328      	movs	r3, #40	@ 0x28
 8001702:	4618      	mov	r0, r3
 8001704:	f000 fab9 	bl	8001c7a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3720      	adds	r7, #32
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	58024400 	.word	0x58024400
 8001718:	24000018 	.word	0x24000018
 800171c:	240001d4 	.word	0x240001d4
 8001720:	08007278 	.word	0x08007278
 8001724:	2400001c 	.word	0x2400001c
 8001728:	24000020 	.word	0x24000020

0800172c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	4a04      	ldr	r2, [pc, #16]	@ (800174c <BSP_PB_IRQHandler+0x20>)
 800173c:	4413      	add	r3, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f000 fafe 	bl	8001d40 <HAL_EXTI_IRQHandler>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	240001d4 	.word	0x240001d4

08001750 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001766:	f06f 0301 	mvn.w	r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	e018      	b.n	80017a0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	2294      	movs	r2, #148	@ 0x94
 8001772:	fb02 f303 	mul.w	r3, r2, r3
 8001776:	4a0d      	ldr	r2, [pc, #52]	@ (80017ac <BSP_COM_Init+0x5c>)
 8001778:	4413      	add	r3, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f000 f86e 	bl	800185c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	2294      	movs	r2, #148	@ 0x94
 8001784:	fb02 f303 	mul.w	r3, r2, r3
 8001788:	4a08      	ldr	r2, [pc, #32]	@ (80017ac <BSP_COM_Init+0x5c>)
 800178a:	4413      	add	r3, r2
 800178c:	6839      	ldr	r1, [r7, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f000 f80e 	bl	80017b0 <MX_USART3_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d002      	beq.n	80017a0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800179a:	f06f 0303 	mvn.w	r3, #3
 800179e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80017a0:	68fb      	ldr	r3, [r7, #12]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	240001dc 	.word	0x240001dc

080017b0 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80017ba:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <MX_USART3_Init+0x60>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	220c      	movs	r2, #12
 80017ce:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	895b      	ldrh	r3, [r3, #10]
 80017d4:	461a      	mov	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	891b      	ldrh	r3, [r3, #8]
 80017e6:	461a      	mov	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	899b      	ldrh	r3, [r3, #12]
 80017f0:	461a      	mov	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80017fc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f003 fd74 	bl	80052ec <HAL_UART_Init>
 8001804:	4603      	mov	r3, r0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	24000008 	.word	0x24000008

08001814 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <__io_putchar+0x30>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	461a      	mov	r2, r3
 8001822:	2394      	movs	r3, #148	@ 0x94
 8001824:	fb02 f303 	mul.w	r3, r2, r3
 8001828:	4a07      	ldr	r2, [pc, #28]	@ (8001848 <__io_putchar+0x34>)
 800182a:	1898      	adds	r0, r3, r2
 800182c:	1d39      	adds	r1, r7, #4
 800182e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001832:	2201      	movs	r2, #1
 8001834:	f003 fdb4 	bl	80053a0 <HAL_UART_Transmit>
  return ch;
 8001838:	687b      	ldr	r3, [r7, #4]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	24000270 	.word	0x24000270
 8001848:	240001dc 	.word	0x240001dc

0800184c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff fbc5 	bl	8000fe0 <BSP_PB_Callback>
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	@ 0x28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001864:	4b27      	ldr	r3, [pc, #156]	@ (8001904 <COM1_MspInit+0xa8>)
 8001866:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800186a:	4a26      	ldr	r2, [pc, #152]	@ (8001904 <COM1_MspInit+0xa8>)
 800186c:	f043 0308 	orr.w	r3, r3, #8
 8001870:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001874:	4b23      	ldr	r3, [pc, #140]	@ (8001904 <COM1_MspInit+0xa8>)
 8001876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800187a:	f003 0308 	and.w	r3, r3, #8
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001882:	4b20      	ldr	r3, [pc, #128]	@ (8001904 <COM1_MspInit+0xa8>)
 8001884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001888:	4a1e      	ldr	r2, [pc, #120]	@ (8001904 <COM1_MspInit+0xa8>)
 800188a:	f043 0308 	orr.w	r3, r3, #8
 800188e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001892:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <COM1_MspInit+0xa8>)
 8001894:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001898:	f003 0308 	and.w	r3, r3, #8
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80018a0:	4b18      	ldr	r3, [pc, #96]	@ (8001904 <COM1_MspInit+0xa8>)
 80018a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018a6:	4a17      	ldr	r2, [pc, #92]	@ (8001904 <COM1_MspInit+0xa8>)
 80018a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <COM1_MspInit+0xa8>)
 80018b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80018be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80018c4:	2302      	movs	r3, #2
 80018c6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c8:	2302      	movs	r3, #2
 80018ca:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80018cc:	2301      	movs	r3, #1
 80018ce:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80018d0:	2307      	movs	r3, #7
 80018d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	480b      	ldr	r0, [pc, #44]	@ (8001908 <COM1_MspInit+0xac>)
 80018dc:	f000 fa6c 	bl	8001db8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80018e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80018ea:	2307      	movs	r3, #7
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	4804      	ldr	r0, [pc, #16]	@ (8001908 <COM1_MspInit+0xac>)
 80018f6:	f000 fa5f 	bl	8001db8 <HAL_GPIO_Init>
}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	@ 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	58024400 	.word	0x58024400
 8001908:	58020c00 	.word	0x58020c00

0800190c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001912:	2003      	movs	r0, #3
 8001914:	f000 f98c 	bl	8001c30 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001918:	f001 fab0 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 800191c:	4602      	mov	r2, r0
 800191e:	4b15      	ldr	r3, [pc, #84]	@ (8001974 <HAL_Init+0x68>)
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	0a1b      	lsrs	r3, r3, #8
 8001924:	f003 030f 	and.w	r3, r3, #15
 8001928:	4913      	ldr	r1, [pc, #76]	@ (8001978 <HAL_Init+0x6c>)
 800192a:	5ccb      	ldrb	r3, [r1, r3]
 800192c:	f003 031f 	and.w	r3, r3, #31
 8001930:	fa22 f303 	lsr.w	r3, r2, r3
 8001934:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001936:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <HAL_Init+0x68>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	4a0e      	ldr	r2, [pc, #56]	@ (8001978 <HAL_Init+0x6c>)
 8001940:	5cd3      	ldrb	r3, [r2, r3]
 8001942:	f003 031f 	and.w	r3, r3, #31
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	4a0b      	ldr	r2, [pc, #44]	@ (800197c <HAL_Init+0x70>)
 800194e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001950:	4a0b      	ldr	r2, [pc, #44]	@ (8001980 <HAL_Init+0x74>)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001956:	2000      	movs	r0, #0
 8001958:	f000 f814 	bl	8001984 <HAL_InitTick>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e002      	b.n	800196c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001966:	f7ff fb55 	bl	8001014 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	58024400 	.word	0x58024400
 8001978:	08007260 	.word	0x08007260
 800197c:	24000004 	.word	0x24000004
 8001980:	24000000 	.word	0x24000000

08001984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800198c:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_InitTick+0x60>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e021      	b.n	80019dc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001998:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <HAL_InitTick+0x64>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <HAL_InitTick+0x60>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 f971 	bl	8001c96 <HAL_SYSTICK_Config>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e00e      	b.n	80019dc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b0f      	cmp	r3, #15
 80019c2:	d80a      	bhi.n	80019da <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c4:	2200      	movs	r2, #0
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	f04f 30ff 	mov.w	r0, #4294967295
 80019cc:	f000 f93b 	bl	8001c46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019d0:	4a06      	ldr	r2, [pc, #24]	@ (80019ec <HAL_InitTick+0x68>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e000      	b.n	80019dc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	24000028 	.word	0x24000028
 80019e8:	24000000 	.word	0x24000000
 80019ec:	24000024 	.word	0x24000024

080019f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019f4:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <HAL_IncTick+0x20>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_IncTick+0x24>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4413      	add	r3, r2
 8001a00:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <HAL_IncTick+0x24>)
 8001a02:	6013      	str	r3, [r2, #0]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	24000028 	.word	0x24000028
 8001a14:	24000274 	.word	0x24000274

08001a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a1c:	4b03      	ldr	r3, [pc, #12]	@ (8001a2c <HAL_GetTick+0x14>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	24000274 	.word	0x24000274

08001a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a38:	f7ff ffee 	bl	8001a18 <HAL_GetTick>
 8001a3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a48:	d005      	beq.n	8001a56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a74 <HAL_Delay+0x44>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a56:	bf00      	nop
 8001a58:	f7ff ffde 	bl	8001a18 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d8f7      	bhi.n	8001a58 <HAL_Delay+0x28>
  {
  }
}
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	24000028 	.word	0x24000028

08001a78 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a7c:	4b03      	ldr	r3, [pc, #12]	@ (8001a8c <HAL_GetREVID+0x14>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	0c1b      	lsrs	r3, r3, #16
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	5c001000 	.word	0x5c001000

08001a90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad0 <__NVIC_SetPriorityGrouping+0x40>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001aac:	4013      	ands	r3, r2
 8001aae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ab8:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001abe:	4a04      	ldr	r2, [pc, #16]	@ (8001ad0 <__NVIC_SetPriorityGrouping+0x40>)
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	60d3      	str	r3, [r2, #12]
}
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	e000ed00 	.word	0xe000ed00
 8001ad4:	05fa0000 	.word	0x05fa0000

08001ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001adc:	4b04      	ldr	r3, [pc, #16]	@ (8001af0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	0a1b      	lsrs	r3, r3, #8
 8001ae2:	f003 0307 	and.w	r3, r3, #7
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	db0b      	blt.n	8001b1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	f003 021f 	and.w	r2, r3, #31
 8001b0c:	4907      	ldr	r1, [pc, #28]	@ (8001b2c <__NVIC_EnableIRQ+0x38>)
 8001b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	2001      	movs	r0, #1
 8001b16:	fa00 f202 	lsl.w	r2, r0, r2
 8001b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	e000e100 	.word	0xe000e100

08001b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	db0a      	blt.n	8001b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	b2da      	uxtb	r2, r3
 8001b48:	490c      	ldr	r1, [pc, #48]	@ (8001b7c <__NVIC_SetPriority+0x4c>)
 8001b4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b4e:	0112      	lsls	r2, r2, #4
 8001b50:	b2d2      	uxtb	r2, r2
 8001b52:	440b      	add	r3, r1
 8001b54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b58:	e00a      	b.n	8001b70 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4908      	ldr	r1, [pc, #32]	@ (8001b80 <__NVIC_SetPriority+0x50>)
 8001b60:	88fb      	ldrh	r3, [r7, #6]
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	3b04      	subs	r3, #4
 8001b68:	0112      	lsls	r2, r2, #4
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	761a      	strb	r2, [r3, #24]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	e000e100 	.word	0xe000e100
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b089      	sub	sp, #36	@ 0x24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f1c3 0307 	rsb	r3, r3, #7
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	bf28      	it	cs
 8001ba2:	2304      	movcs	r3, #4
 8001ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	2b06      	cmp	r3, #6
 8001bac:	d902      	bls.n	8001bb4 <NVIC_EncodePriority+0x30>
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3b03      	subs	r3, #3
 8001bb2:	e000      	b.n	8001bb6 <NVIC_EncodePriority+0x32>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43da      	mvns	r2, r3
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd6:	43d9      	mvns	r1, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	4313      	orrs	r3, r2
         );
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3724      	adds	r7, #36	@ 0x24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bfc:	d301      	bcc.n	8001c02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e00f      	b.n	8001c22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c02:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <SysTick_Config+0x40>)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c0a:	210f      	movs	r1, #15
 8001c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c10:	f7ff ff8e 	bl	8001b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <SysTick_Config+0x40>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c1a:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <SysTick_Config+0x40>)
 8001c1c:	2207      	movs	r2, #7
 8001c1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	e000e010 	.word	0xe000e010

08001c30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff ff29 	bl	8001a90 <__NVIC_SetPriorityGrouping>
}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
 8001c52:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c54:	f7ff ff40 	bl	8001ad8 <__NVIC_GetPriorityGrouping>
 8001c58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	68b9      	ldr	r1, [r7, #8]
 8001c5e:	6978      	ldr	r0, [r7, #20]
 8001c60:	f7ff ff90 	bl	8001b84 <NVIC_EncodePriority>
 8001c64:	4602      	mov	r2, r0
 8001c66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff5f 	bl	8001b30 <__NVIC_SetPriority>
}
 8001c72:	bf00      	nop
 8001c74:	3718      	adds	r7, #24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff33 	bl	8001af4 <__NVIC_EnableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ffa4 	bl	8001bec <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001cb4:	4b07      	ldr	r3, [pc, #28]	@ (8001cd4 <HAL_GetCurrentCPUID+0x24>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	091b      	lsrs	r3, r3, #4
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	2b07      	cmp	r3, #7
 8001cc0:	d101      	bne.n	8001cc6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e000      	b.n	8001cc8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8001cc6:	2301      	movs	r3, #1
  }
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e00a      	b.n	8001d0a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001cf4:	7afb      	ldrb	r3, [r7, #11]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d103      	bne.n	8001d02 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	605a      	str	r2, [r3, #4]
      break;
 8001d00:	e002      	b.n	8001d08 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	75fb      	strb	r3, [r7, #23]
      break;
 8001d06:	bf00      	nop
  }

  return status;
 8001d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	371c      	adds	r7, #28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e003      	b.n	8001d32 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001d30:	2300      	movs	r3, #0
  }
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	0c1b      	lsrs	r3, r3, #16
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 031f 	and.w	r3, r3, #31
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8001d64:	f7ff ffa4 	bl	8001cb0 <HAL_GetCurrentCPUID>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	d105      	bne.n	8001d7a <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	011a      	lsls	r2, r3, #4
 8001d72:	4b0f      	ldr	r3, [pc, #60]	@ (8001db0 <HAL_EXTI_IRQHandler+0x70>)
 8001d74:	4413      	add	r3, r2
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	e004      	b.n	8001d84 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	011a      	lsls	r2, r3, #4
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_EXTI_IRQHandler+0x74>)
 8001d80:	4413      	add	r3, r2
 8001d82:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d009      	beq.n	8001da8 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	4798      	blx	r3
    }
  }
}
 8001da8:	bf00      	nop
 8001daa:	3718      	adds	r7, #24
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	58000088 	.word	0x58000088
 8001db4:	580000c8 	.word	0x580000c8

08001db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b089      	sub	sp, #36	@ 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001dc6:	4b89      	ldr	r3, [pc, #548]	@ (8001fec <HAL_GPIO_Init+0x234>)
 8001dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001dca:	e194      	b.n	80020f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	4013      	ands	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 8186 	beq.w	80020f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d005      	beq.n	8001dfc <HAL_GPIO_Init+0x44>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d130      	bne.n	8001e5e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	2203      	movs	r2, #3
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4013      	ands	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e32:	2201      	movs	r2, #1
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	091b      	lsrs	r3, r3, #4
 8001e48:	f003 0201 	and.w	r2, r3, #1
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d017      	beq.n	8001e9a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	2203      	movs	r2, #3
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d123      	bne.n	8001eee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	08da      	lsrs	r2, r3, #3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3208      	adds	r2, #8
 8001eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	220f      	movs	r2, #15
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	691a      	ldr	r2, [r3, #16]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	08da      	lsrs	r2, r3, #3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3208      	adds	r2, #8
 8001ee8:	69b9      	ldr	r1, [r7, #24]
 8001eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	2203      	movs	r2, #3
 8001efa:	fa02 f303 	lsl.w	r3, r2, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4013      	ands	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 0203 	and.w	r2, r3, #3
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80e0 	beq.w	80020f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f30:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff0 <HAL_GPIO_Init+0x238>)
 8001f32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f36:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff0 <HAL_GPIO_Init+0x238>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff0 <HAL_GPIO_Init+0x238>)
 8001f42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f4e:	4a29      	ldr	r2, [pc, #164]	@ (8001ff4 <HAL_GPIO_Init+0x23c>)
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	089b      	lsrs	r3, r3, #2
 8001f54:	3302      	adds	r3, #2
 8001f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	220f      	movs	r2, #15
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a20      	ldr	r2, [pc, #128]	@ (8001ff8 <HAL_GPIO_Init+0x240>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d052      	beq.n	8002020 <HAL_GPIO_Init+0x268>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8001ffc <HAL_GPIO_Init+0x244>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d031      	beq.n	8001fe6 <HAL_GPIO_Init+0x22e>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a1e      	ldr	r2, [pc, #120]	@ (8002000 <HAL_GPIO_Init+0x248>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d02b      	beq.n	8001fe2 <HAL_GPIO_Init+0x22a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002004 <HAL_GPIO_Init+0x24c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d025      	beq.n	8001fde <HAL_GPIO_Init+0x226>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a1c      	ldr	r2, [pc, #112]	@ (8002008 <HAL_GPIO_Init+0x250>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d01f      	beq.n	8001fda <HAL_GPIO_Init+0x222>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800200c <HAL_GPIO_Init+0x254>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d019      	beq.n	8001fd6 <HAL_GPIO_Init+0x21e>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8002010 <HAL_GPIO_Init+0x258>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d013      	beq.n	8001fd2 <HAL_GPIO_Init+0x21a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a19      	ldr	r2, [pc, #100]	@ (8002014 <HAL_GPIO_Init+0x25c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d00d      	beq.n	8001fce <HAL_GPIO_Init+0x216>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a18      	ldr	r2, [pc, #96]	@ (8002018 <HAL_GPIO_Init+0x260>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d007      	beq.n	8001fca <HAL_GPIO_Init+0x212>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a17      	ldr	r2, [pc, #92]	@ (800201c <HAL_GPIO_Init+0x264>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d101      	bne.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fc2:	2309      	movs	r3, #9
 8001fc4:	e02d      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fc6:	230a      	movs	r3, #10
 8001fc8:	e02b      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fca:	2308      	movs	r3, #8
 8001fcc:	e029      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fce:	2307      	movs	r3, #7
 8001fd0:	e027      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fd2:	2306      	movs	r3, #6
 8001fd4:	e025      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	e023      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fda:	2304      	movs	r3, #4
 8001fdc:	e021      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e01f      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	e01d      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e01b      	b.n	8002022 <HAL_GPIO_Init+0x26a>
 8001fea:	bf00      	nop
 8001fec:	58000080 	.word	0x58000080
 8001ff0:	58024400 	.word	0x58024400
 8001ff4:	58000400 	.word	0x58000400
 8001ff8:	58020000 	.word	0x58020000
 8001ffc:	58020400 	.word	0x58020400
 8002000:	58020800 	.word	0x58020800
 8002004:	58020c00 	.word	0x58020c00
 8002008:	58021000 	.word	0x58021000
 800200c:	58021400 	.word	0x58021400
 8002010:	58021800 	.word	0x58021800
 8002014:	58021c00 	.word	0x58021c00
 8002018:	58022000 	.word	0x58022000
 800201c:	58022400 	.word	0x58022400
 8002020:	2300      	movs	r3, #0
 8002022:	69fa      	ldr	r2, [r7, #28]
 8002024:	f002 0203 	and.w	r2, r2, #3
 8002028:	0092      	lsls	r2, r2, #2
 800202a:	4093      	lsls	r3, r2
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002032:	4938      	ldr	r1, [pc, #224]	@ (8002114 <HAL_GPIO_Init+0x35c>)
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	3302      	adds	r3, #2
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	43db      	mvns	r3, r3
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4013      	ands	r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4313      	orrs	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002066:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800206e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	43db      	mvns	r3, r3
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	4313      	orrs	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d003      	beq.n	80020c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	43db      	mvns	r3, r3
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	4013      	ands	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	3301      	adds	r3, #1
 80020f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	f47f ae63 	bne.w	8001dcc <HAL_GPIO_Init+0x14>
  }
}
 8002106:	bf00      	nop
 8002108:	bf00      	nop
 800210a:	3724      	adds	r7, #36	@ 0x24
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	58000400 	.word	0x58000400

08002118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	807b      	strh	r3, [r7, #2]
 8002124:	4613      	mov	r3, r2
 8002126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002128:	787b      	ldrb	r3, [r7, #1]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800212e:	887a      	ldrh	r2, [r7, #2]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002134:	e003      	b.n	800213e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002136:	887b      	ldrh	r3, [r7, #2]
 8002138:	041a      	lsls	r2, r3, #16
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	619a      	str	r2, [r3, #24]
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002154:	4a08      	ldr	r2, [pc, #32]	@ (8002178 <HAL_HSEM_FastTake+0x2c>)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3320      	adds	r3, #32
 800215a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800215e:	4a07      	ldr	r2, [pc, #28]	@ (800217c <HAL_HSEM_FastTake+0x30>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d101      	bne.n	8002168 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	e000      	b.n	800216a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	58026400 	.word	0x58026400
 800217c:	80000300 	.word	0x80000300

08002180 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800218a:	4906      	ldr	r1, [pc, #24]	@ (80021a4 <HAL_HSEM_Release+0x24>)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	58026400 	.word	0x58026400

080021a8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80021b0:	4b29      	ldr	r3, [pc, #164]	@ (8002258 <HAL_PWREx_ConfigSupply+0xb0>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	2b06      	cmp	r3, #6
 80021ba:	d00a      	beq.n	80021d2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80021bc:	4b26      	ldr	r3, [pc, #152]	@ (8002258 <HAL_PWREx_ConfigSupply+0xb0>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d001      	beq.n	80021ce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e040      	b.n	8002250 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	e03e      	b.n	8002250 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80021d2:	4b21      	ldr	r3, [pc, #132]	@ (8002258 <HAL_PWREx_ConfigSupply+0xb0>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80021da:	491f      	ldr	r1, [pc, #124]	@ (8002258 <HAL_PWREx_ConfigSupply+0xb0>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4313      	orrs	r3, r2
 80021e0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80021e2:	f7ff fc19 	bl	8001a18 <HAL_GetTick>
 80021e6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021e8:	e009      	b.n	80021fe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80021ea:	f7ff fc15 	bl	8001a18 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021f8:	d901      	bls.n	80021fe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e028      	b.n	8002250 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021fe:	4b16      	ldr	r3, [pc, #88]	@ (8002258 <HAL_PWREx_ConfigSupply+0xb0>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002206:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800220a:	d1ee      	bne.n	80021ea <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b1e      	cmp	r3, #30
 8002210:	d008      	beq.n	8002224 <HAL_PWREx_ConfigSupply+0x7c>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b2e      	cmp	r3, #46	@ 0x2e
 8002216:	d005      	beq.n	8002224 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b1d      	cmp	r3, #29
 800221c:	d002      	beq.n	8002224 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b2d      	cmp	r3, #45	@ 0x2d
 8002222:	d114      	bne.n	800224e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002224:	f7ff fbf8 	bl	8001a18 <HAL_GetTick>
 8002228:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800222a:	e009      	b.n	8002240 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800222c:	f7ff fbf4 	bl	8001a18 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800223a:	d901      	bls.n	8002240 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e007      	b.n	8002250 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <HAL_PWREx_ConfigSupply+0xb0>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800224c:	d1ee      	bne.n	800222c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	58024800 	.word	0x58024800

0800225c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08c      	sub	sp, #48	@ 0x30
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d102      	bne.n	8002270 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	f000 bc48 	b.w	8002b00 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 8088 	beq.w	800238e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800227e:	4b99      	ldr	r3, [pc, #612]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002286:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002288:	4b96      	ldr	r3, [pc, #600]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800228e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002290:	2b10      	cmp	r3, #16
 8002292:	d007      	beq.n	80022a4 <HAL_RCC_OscConfig+0x48>
 8002294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002296:	2b18      	cmp	r3, #24
 8002298:	d111      	bne.n	80022be <HAL_RCC_OscConfig+0x62>
 800229a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d10c      	bne.n	80022be <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a4:	4b8f      	ldr	r3, [pc, #572]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d06d      	beq.n	800238c <HAL_RCC_OscConfig+0x130>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d169      	bne.n	800238c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	f000 bc21 	b.w	8002b00 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c6:	d106      	bne.n	80022d6 <HAL_RCC_OscConfig+0x7a>
 80022c8:	4b86      	ldr	r3, [pc, #536]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a85      	ldr	r2, [pc, #532]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d2:	6013      	str	r3, [r2, #0]
 80022d4:	e02e      	b.n	8002334 <HAL_RCC_OscConfig+0xd8>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10c      	bne.n	80022f8 <HAL_RCC_OscConfig+0x9c>
 80022de:	4b81      	ldr	r3, [pc, #516]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a80      	ldr	r2, [pc, #512]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	4b7e      	ldr	r3, [pc, #504]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a7d      	ldr	r2, [pc, #500]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80022f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	e01d      	b.n	8002334 <HAL_RCC_OscConfig+0xd8>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002300:	d10c      	bne.n	800231c <HAL_RCC_OscConfig+0xc0>
 8002302:	4b78      	ldr	r3, [pc, #480]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a77      	ldr	r2, [pc, #476]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	4b75      	ldr	r3, [pc, #468]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a74      	ldr	r2, [pc, #464]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	e00b      	b.n	8002334 <HAL_RCC_OscConfig+0xd8>
 800231c:	4b71      	ldr	r3, [pc, #452]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a70      	ldr	r2, [pc, #448]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	4b6e      	ldr	r3, [pc, #440]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a6d      	ldr	r2, [pc, #436]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800232e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d013      	beq.n	8002364 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233c:	f7ff fb6c 	bl	8001a18 <HAL_GetTick>
 8002340:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002344:	f7ff fb68 	bl	8001a18 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b64      	cmp	r3, #100	@ 0x64
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e3d4      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002356:	4b63      	ldr	r3, [pc, #396]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0f0      	beq.n	8002344 <HAL_RCC_OscConfig+0xe8>
 8002362:	e014      	b.n	800238e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002364:	f7ff fb58 	bl	8001a18 <HAL_GetTick>
 8002368:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800236c:	f7ff fb54 	bl	8001a18 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b64      	cmp	r3, #100	@ 0x64
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e3c0      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800237e:	4b59      	ldr	r3, [pc, #356]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d1f0      	bne.n	800236c <HAL_RCC_OscConfig+0x110>
 800238a:	e000      	b.n	800238e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800238c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 80ca 	beq.w	8002530 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800239c:	4b51      	ldr	r3, [pc, #324]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023a4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023a6:	4b4f      	ldr	r3, [pc, #316]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80023a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023aa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80023ac:	6a3b      	ldr	r3, [r7, #32]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d007      	beq.n	80023c2 <HAL_RCC_OscConfig+0x166>
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	2b18      	cmp	r3, #24
 80023b6:	d156      	bne.n	8002466 <HAL_RCC_OscConfig+0x20a>
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d151      	bne.n	8002466 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c2:	4b48      	ldr	r3, [pc, #288]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0304 	and.w	r3, r3, #4
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d005      	beq.n	80023da <HAL_RCC_OscConfig+0x17e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e392      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80023da:	4b42      	ldr	r3, [pc, #264]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 0219 	bic.w	r2, r3, #25
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	493f      	ldr	r1, [pc, #252]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ec:	f7ff fb14 	bl	8001a18 <HAL_GetTick>
 80023f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023f2:	e008      	b.n	8002406 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f4:	f7ff fb10 	bl	8001a18 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e37c      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002406:	4b37      	ldr	r3, [pc, #220]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0304 	and.w	r3, r3, #4
 800240e:	2b00      	cmp	r3, #0
 8002410:	d0f0      	beq.n	80023f4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002412:	f7ff fb31 	bl	8001a78 <HAL_GetREVID>
 8002416:	4603      	mov	r3, r0
 8002418:	f241 0203 	movw	r2, #4099	@ 0x1003
 800241c:	4293      	cmp	r3, r2
 800241e:	d817      	bhi.n	8002450 <HAL_RCC_OscConfig+0x1f4>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	2b40      	cmp	r3, #64	@ 0x40
 8002426:	d108      	bne.n	800243a <HAL_RCC_OscConfig+0x1de>
 8002428:	4b2e      	ldr	r3, [pc, #184]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002430:	4a2c      	ldr	r2, [pc, #176]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002432:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002436:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002438:	e07a      	b.n	8002530 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800243a:	4b2a      	ldr	r3, [pc, #168]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	031b      	lsls	r3, r3, #12
 8002448:	4926      	ldr	r1, [pc, #152]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800244e:	e06f      	b.n	8002530 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002450:	4b24      	ldr	r3, [pc, #144]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	061b      	lsls	r3, r3, #24
 800245e:	4921      	ldr	r1, [pc, #132]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002460:	4313      	orrs	r3, r2
 8002462:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002464:	e064      	b.n	8002530 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d047      	beq.n	80024fe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800246e:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f023 0219 	bic.w	r2, r3, #25
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	491a      	ldr	r1, [pc, #104]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800247c:	4313      	orrs	r3, r2
 800247e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7ff faca 	bl	8001a18 <HAL_GetTick>
 8002484:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002488:	f7ff fac6 	bl	8001a18 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e332      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800249a:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0304 	and.w	r3, r3, #4
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a6:	f7ff fae7 	bl	8001a78 <HAL_GetREVID>
 80024aa:	4603      	mov	r3, r0
 80024ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d819      	bhi.n	80024e8 <HAL_RCC_OscConfig+0x28c>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	2b40      	cmp	r3, #64	@ 0x40
 80024ba:	d108      	bne.n	80024ce <HAL_RCC_OscConfig+0x272>
 80024bc:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80024c4:	4a07      	ldr	r2, [pc, #28]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80024c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024ca:	6053      	str	r3, [r2, #4]
 80024cc:	e030      	b.n	8002530 <HAL_RCC_OscConfig+0x2d4>
 80024ce:	4b05      	ldr	r3, [pc, #20]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	031b      	lsls	r3, r3, #12
 80024dc:	4901      	ldr	r1, [pc, #4]	@ (80024e4 <HAL_RCC_OscConfig+0x288>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	604b      	str	r3, [r1, #4]
 80024e2:	e025      	b.n	8002530 <HAL_RCC_OscConfig+0x2d4>
 80024e4:	58024400 	.word	0x58024400
 80024e8:	4b9a      	ldr	r3, [pc, #616]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	061b      	lsls	r3, r3, #24
 80024f6:	4997      	ldr	r1, [pc, #604]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	604b      	str	r3, [r1, #4]
 80024fc:	e018      	b.n	8002530 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024fe:	4b95      	ldr	r3, [pc, #596]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a94      	ldr	r2, [pc, #592]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250a:	f7ff fa85 	bl	8001a18 <HAL_GetTick>
 800250e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002512:	f7ff fa81 	bl	8001a18 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e2ed      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002524:	4b8b      	ldr	r3, [pc, #556]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1f0      	bne.n	8002512 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0310 	and.w	r3, r3, #16
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 80a9 	beq.w	8002690 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800253e:	4b85      	ldr	r3, [pc, #532]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002546:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002548:	4b82      	ldr	r3, [pc, #520]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	2b08      	cmp	r3, #8
 8002552:	d007      	beq.n	8002564 <HAL_RCC_OscConfig+0x308>
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	2b18      	cmp	r3, #24
 8002558:	d13a      	bne.n	80025d0 <HAL_RCC_OscConfig+0x374>
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f003 0303 	and.w	r3, r3, #3
 8002560:	2b01      	cmp	r3, #1
 8002562:	d135      	bne.n	80025d0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002564:	4b7b      	ldr	r3, [pc, #492]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <HAL_RCC_OscConfig+0x320>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	2b80      	cmp	r3, #128	@ 0x80
 8002576:	d001      	beq.n	800257c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e2c1      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800257c:	f7ff fa7c 	bl	8001a78 <HAL_GetREVID>
 8002580:	4603      	mov	r3, r0
 8002582:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002586:	4293      	cmp	r3, r2
 8002588:	d817      	bhi.n	80025ba <HAL_RCC_OscConfig+0x35e>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	2b20      	cmp	r3, #32
 8002590:	d108      	bne.n	80025a4 <HAL_RCC_OscConfig+0x348>
 8002592:	4b70      	ldr	r3, [pc, #448]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800259a:	4a6e      	ldr	r2, [pc, #440]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 800259c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80025a0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025a2:	e075      	b.n	8002690 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025a4:	4b6b      	ldr	r3, [pc, #428]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	069b      	lsls	r3, r3, #26
 80025b2:	4968      	ldr	r1, [pc, #416]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025b8:	e06a      	b.n	8002690 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025ba:	4b66      	ldr	r3, [pc, #408]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	061b      	lsls	r3, r3, #24
 80025c8:	4962      	ldr	r1, [pc, #392]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025ce:	e05f      	b.n	8002690 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d042      	beq.n	800265e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80025d8:	4b5e      	ldr	r3, [pc, #376]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a5d      	ldr	r2, [pc, #372]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80025de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7ff fa18 	bl	8001a18 <HAL_GetTick>
 80025e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80025ec:	f7ff fa14 	bl	8001a18 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e280      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80025fe:	4b55      	ldr	r3, [pc, #340]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0f0      	beq.n	80025ec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800260a:	f7ff fa35 	bl	8001a78 <HAL_GetREVID>
 800260e:	4603      	mov	r3, r0
 8002610:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002614:	4293      	cmp	r3, r2
 8002616:	d817      	bhi.n	8002648 <HAL_RCC_OscConfig+0x3ec>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	2b20      	cmp	r3, #32
 800261e:	d108      	bne.n	8002632 <HAL_RCC_OscConfig+0x3d6>
 8002620:	4b4c      	ldr	r3, [pc, #304]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002628:	4a4a      	ldr	r2, [pc, #296]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 800262a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800262e:	6053      	str	r3, [r2, #4]
 8002630:	e02e      	b.n	8002690 <HAL_RCC_OscConfig+0x434>
 8002632:	4b48      	ldr	r3, [pc, #288]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	069b      	lsls	r3, r3, #26
 8002640:	4944      	ldr	r1, [pc, #272]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002642:	4313      	orrs	r3, r2
 8002644:	604b      	str	r3, [r1, #4]
 8002646:	e023      	b.n	8002690 <HAL_RCC_OscConfig+0x434>
 8002648:	4b42      	ldr	r3, [pc, #264]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	061b      	lsls	r3, r3, #24
 8002656:	493f      	ldr	r1, [pc, #252]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002658:	4313      	orrs	r3, r2
 800265a:	60cb      	str	r3, [r1, #12]
 800265c:	e018      	b.n	8002690 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800265e:	4b3d      	ldr	r3, [pc, #244]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a3c      	ldr	r2, [pc, #240]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7ff f9d5 	bl	8001a18 <HAL_GetTick>
 800266e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002672:	f7ff f9d1 	bl	8001a18 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e23d      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002684:	4b33      	ldr	r3, [pc, #204]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f0      	bne.n	8002672 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b00      	cmp	r3, #0
 800269a:	d036      	beq.n	800270a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	695b      	ldr	r3, [r3, #20]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d019      	beq.n	80026d8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80026a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b0:	f7ff f9b2 	bl	8001a18 <HAL_GetTick>
 80026b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026b8:	f7ff f9ae 	bl	8001a18 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e21a      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026ca:	4b22      	ldr	r3, [pc, #136]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80026cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0x45c>
 80026d6:	e018      	b.n	800270a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80026da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 80026de:	f023 0301 	bic.w	r3, r3, #1
 80026e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e4:	f7ff f998 	bl	8001a18 <HAL_GetTick>
 80026e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ec:	f7ff f994 	bl	8001a18 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e200      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026fe:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1f0      	bne.n	80026ec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0320 	and.w	r3, r3, #32
 8002712:	2b00      	cmp	r3, #0
 8002714:	d039      	beq.n	800278a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d01c      	beq.n	8002758 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800271e:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a0c      	ldr	r2, [pc, #48]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002724:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002728:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800272a:	f7ff f975 	bl	8001a18 <HAL_GetTick>
 800272e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002732:	f7ff f971 	bl	8001a18 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e1dd      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002744:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <HAL_RCC_OscConfig+0x4f8>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0f0      	beq.n	8002732 <HAL_RCC_OscConfig+0x4d6>
 8002750:	e01b      	b.n	800278a <HAL_RCC_OscConfig+0x52e>
 8002752:	bf00      	nop
 8002754:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002758:	4b9b      	ldr	r3, [pc, #620]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a9a      	ldr	r2, [pc, #616]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800275e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002762:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002764:	f7ff f958 	bl	8001a18 <HAL_GetTick>
 8002768:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800276a:	e008      	b.n	800277e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800276c:	f7ff f954 	bl	8001a18 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e1c0      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800277e:	4b92      	ldr	r3, [pc, #584]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f0      	bne.n	800276c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 8081 	beq.w	800289a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002798:	4b8c      	ldr	r3, [pc, #560]	@ (80029cc <HAL_RCC_OscConfig+0x770>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a8b      	ldr	r2, [pc, #556]	@ (80029cc <HAL_RCC_OscConfig+0x770>)
 800279e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027a4:	f7ff f938 	bl	8001a18 <HAL_GetTick>
 80027a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ac:	f7ff f934 	bl	8001a18 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b64      	cmp	r3, #100	@ 0x64
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e1a0      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027be:	4b83      	ldr	r3, [pc, #524]	@ (80029cc <HAL_RCC_OscConfig+0x770>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d0f0      	beq.n	80027ac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d106      	bne.n	80027e0 <HAL_RCC_OscConfig+0x584>
 80027d2:	4b7d      	ldr	r3, [pc, #500]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80027d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d6:	4a7c      	ldr	r2, [pc, #496]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027de:	e02d      	b.n	800283c <HAL_RCC_OscConfig+0x5e0>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10c      	bne.n	8002802 <HAL_RCC_OscConfig+0x5a6>
 80027e8:	4b77      	ldr	r3, [pc, #476]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80027ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ec:	4a76      	ldr	r2, [pc, #472]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80027ee:	f023 0301 	bic.w	r3, r3, #1
 80027f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f4:	4b74      	ldr	r3, [pc, #464]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80027f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f8:	4a73      	ldr	r2, [pc, #460]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80027fa:	f023 0304 	bic.w	r3, r3, #4
 80027fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002800:	e01c      	b.n	800283c <HAL_RCC_OscConfig+0x5e0>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	2b05      	cmp	r3, #5
 8002808:	d10c      	bne.n	8002824 <HAL_RCC_OscConfig+0x5c8>
 800280a:	4b6f      	ldr	r3, [pc, #444]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800280c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280e:	4a6e      	ldr	r2, [pc, #440]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002810:	f043 0304 	orr.w	r3, r3, #4
 8002814:	6713      	str	r3, [r2, #112]	@ 0x70
 8002816:	4b6c      	ldr	r3, [pc, #432]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800281a:	4a6b      	ldr	r2, [pc, #428]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	6713      	str	r3, [r2, #112]	@ 0x70
 8002822:	e00b      	b.n	800283c <HAL_RCC_OscConfig+0x5e0>
 8002824:	4b68      	ldr	r3, [pc, #416]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002828:	4a67      	ldr	r2, [pc, #412]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800282a:	f023 0301 	bic.w	r3, r3, #1
 800282e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002830:	4b65      	ldr	r3, [pc, #404]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002834:	4a64      	ldr	r2, [pc, #400]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002836:	f023 0304 	bic.w	r3, r3, #4
 800283a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d015      	beq.n	8002870 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002844:	f7ff f8e8 	bl	8001a18 <HAL_GetTick>
 8002848:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800284a:	e00a      	b.n	8002862 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800284c:	f7ff f8e4 	bl	8001a18 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800285a:	4293      	cmp	r3, r2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e14e      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002862:	4b59      	ldr	r3, [pc, #356]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d0ee      	beq.n	800284c <HAL_RCC_OscConfig+0x5f0>
 800286e:	e014      	b.n	800289a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002870:	f7ff f8d2 	bl	8001a18 <HAL_GetTick>
 8002874:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002876:	e00a      	b.n	800288e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002878:	f7ff f8ce 	bl	8001a18 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002886:	4293      	cmp	r3, r2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e138      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800288e:	4b4e      	ldr	r3, [pc, #312]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1ee      	bne.n	8002878 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 812d 	beq.w	8002afe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80028a4:	4b48      	ldr	r3, [pc, #288]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80028a6:	691b      	ldr	r3, [r3, #16]
 80028a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028ac:	2b18      	cmp	r3, #24
 80028ae:	f000 80bd 	beq.w	8002a2c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	f040 809e 	bne.w	80029f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028bc:	4b42      	ldr	r3, [pc, #264]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a41      	ldr	r2, [pc, #260]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80028c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c8:	f7ff f8a6 	bl	8001a18 <HAL_GetTick>
 80028cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d0:	f7ff f8a2 	bl	8001a18 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e10e      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028e2:	4b39      	ldr	r3, [pc, #228]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f0      	bne.n	80028d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028ee:	4b36      	ldr	r3, [pc, #216]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80028f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028f2:	4b37      	ldr	r3, [pc, #220]	@ (80029d0 <HAL_RCC_OscConfig+0x774>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028fe:	0112      	lsls	r2, r2, #4
 8002900:	430a      	orrs	r2, r1
 8002902:	4931      	ldr	r1, [pc, #196]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002904:	4313      	orrs	r3, r2
 8002906:	628b      	str	r3, [r1, #40]	@ 0x28
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290c:	3b01      	subs	r3, #1
 800290e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002916:	3b01      	subs	r3, #1
 8002918:	025b      	lsls	r3, r3, #9
 800291a:	b29b      	uxth	r3, r3
 800291c:	431a      	orrs	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002922:	3b01      	subs	r3, #1
 8002924:	041b      	lsls	r3, r3, #16
 8002926:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002930:	3b01      	subs	r3, #1
 8002932:	061b      	lsls	r3, r3, #24
 8002934:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002938:	4923      	ldr	r1, [pc, #140]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800293a:	4313      	orrs	r3, r2
 800293c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800293e:	4b22      	ldr	r3, [pc, #136]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002942:	4a21      	ldr	r2, [pc, #132]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002944:	f023 0301 	bic.w	r3, r3, #1
 8002948:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800294a:	4b1f      	ldr	r3, [pc, #124]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800294c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800294e:	4b21      	ldr	r3, [pc, #132]	@ (80029d4 <HAL_RCC_OscConfig+0x778>)
 8002950:	4013      	ands	r3, r2
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002956:	00d2      	lsls	r2, r2, #3
 8002958:	491b      	ldr	r1, [pc, #108]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800295a:	4313      	orrs	r3, r2
 800295c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800295e:	4b1a      	ldr	r3, [pc, #104]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002962:	f023 020c 	bic.w	r2, r3, #12
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	4917      	ldr	r1, [pc, #92]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800296c:	4313      	orrs	r3, r2
 800296e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002970:	4b15      	ldr	r3, [pc, #84]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002974:	f023 0202 	bic.w	r2, r3, #2
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297c:	4912      	ldr	r1, [pc, #72]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800297e:	4313      	orrs	r3, r2
 8002980:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002982:	4b11      	ldr	r3, [pc, #68]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002986:	4a10      	ldr	r2, [pc, #64]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002988:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800298c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800298e:	4b0e      	ldr	r3, [pc, #56]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002992:	4a0d      	ldr	r2, [pc, #52]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 8002994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002998:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800299a:	4b0b      	ldr	r3, [pc, #44]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 800299c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299e:	4a0a      	ldr	r2, [pc, #40]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80029a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80029a6:	4b08      	ldr	r3, [pc, #32]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	4a07      	ldr	r2, [pc, #28]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029b2:	4b05      	ldr	r3, [pc, #20]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a04      	ldr	r2, [pc, #16]	@ (80029c8 <HAL_RCC_OscConfig+0x76c>)
 80029b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029be:	f7ff f82b 	bl	8001a18 <HAL_GetTick>
 80029c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029c4:	e011      	b.n	80029ea <HAL_RCC_OscConfig+0x78e>
 80029c6:	bf00      	nop
 80029c8:	58024400 	.word	0x58024400
 80029cc:	58024800 	.word	0x58024800
 80029d0:	fffffc0c 	.word	0xfffffc0c
 80029d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d8:	f7ff f81e 	bl	8001a18 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e08a      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029ea:	4b47      	ldr	r3, [pc, #284]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f0      	beq.n	80029d8 <HAL_RCC_OscConfig+0x77c>
 80029f6:	e082      	b.n	8002afe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f8:	4b43      	ldr	r3, [pc, #268]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a42      	ldr	r2, [pc, #264]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 80029fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a04:	f7ff f808 	bl	8001a18 <HAL_GetTick>
 8002a08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0c:	f7ff f804 	bl	8001a18 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e070      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0x7b0>
 8002a2a:	e068      	b.n	8002afe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a2c:	4b36      	ldr	r3, [pc, #216]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a32:	4b35      	ldr	r3, [pc, #212]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d031      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	f003 0203 	and.w	r2, r3, #3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d12a      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	091b      	lsrs	r3, r3, #4
 8002a52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d122      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d11a      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	0a5b      	lsrs	r3, r3, #9
 8002a72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a7a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d111      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	0c1b      	lsrs	r3, r3, #16
 8002a84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a8c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d108      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	0e1b      	lsrs	r3, r3, #24
 8002a96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a9e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e02b      	b.n	8002b00 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002aa8:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aac:	08db      	lsrs	r3, r3, #3
 8002aae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ab2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d01f      	beq.n	8002afe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002abe:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac2:	4a11      	ldr	r2, [pc, #68]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002aca:	f7fe ffa5 	bl	8001a18 <HAL_GetTick>
 8002ace:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002ad0:	bf00      	nop
 8002ad2:	f7fe ffa1 	bl	8001a18 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d0f9      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ade:	4b0a      	ldr	r3, [pc, #40]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002ae0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <HAL_RCC_OscConfig+0x8b0>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002aea:	00d2      	lsls	r2, r2, #3
 8002aec:	4906      	ldr	r1, [pc, #24]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002af2:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af6:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <HAL_RCC_OscConfig+0x8ac>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3730      	adds	r7, #48	@ 0x30
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	58024400 	.word	0x58024400
 8002b0c:	ffff0007 	.word	0xffff0007

08002b10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e19c      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b24:	4b8a      	ldr	r3, [pc, #552]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 030f 	and.w	r3, r3, #15
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d910      	bls.n	8002b54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b32:	4b87      	ldr	r3, [pc, #540]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f023 020f 	bic.w	r2, r3, #15
 8002b3a:	4985      	ldr	r1, [pc, #532]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b42:	4b83      	ldr	r3, [pc, #524]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d001      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e184      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d010      	beq.n	8002b82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691a      	ldr	r2, [r3, #16]
 8002b64:	4b7b      	ldr	r3, [pc, #492]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d908      	bls.n	8002b82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b70:	4b78      	ldr	r3, [pc, #480]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	4975      	ldr	r1, [pc, #468]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0308 	and.w	r3, r3, #8
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d010      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	695a      	ldr	r2, [r3, #20]
 8002b92:	4b70      	ldr	r3, [pc, #448]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d908      	bls.n	8002bb0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b9e:	4b6d      	ldr	r3, [pc, #436]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	496a      	ldr	r1, [pc, #424]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0310 	and.w	r3, r3, #16
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d010      	beq.n	8002bde <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	699a      	ldr	r2, [r3, #24]
 8002bc0:	4b64      	ldr	r3, [pc, #400]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d908      	bls.n	8002bde <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002bcc:	4b61      	ldr	r3, [pc, #388]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bce:	69db      	ldr	r3, [r3, #28]
 8002bd0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	495e      	ldr	r1, [pc, #376]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0320 	and.w	r3, r3, #32
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d010      	beq.n	8002c0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69da      	ldr	r2, [r3, #28]
 8002bee:	4b59      	ldr	r3, [pc, #356]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d908      	bls.n	8002c0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002bfa:	4b56      	ldr	r3, [pc, #344]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	4953      	ldr	r1, [pc, #332]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d010      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68da      	ldr	r2, [r3, #12]
 8002c1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	f003 030f 	and.w	r3, r3, #15
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d908      	bls.n	8002c3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c28:	4b4a      	ldr	r3, [pc, #296]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	f023 020f 	bic.w	r2, r3, #15
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	4947      	ldr	r1, [pc, #284]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d055      	beq.n	8002cf2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002c46:	4b43      	ldr	r3, [pc, #268]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	4940      	ldr	r1, [pc, #256]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d107      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c60:	4b3c      	ldr	r3, [pc, #240]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d121      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0f6      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b03      	cmp	r3, #3
 8002c76:	d107      	bne.n	8002c88 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c78:	4b36      	ldr	r3, [pc, #216]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d115      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e0ea      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d107      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c90:	4b30      	ldr	r3, [pc, #192]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d109      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e0de      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ca0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0d6      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cb0:	4b28      	ldr	r3, [pc, #160]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	f023 0207 	bic.w	r2, r3, #7
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	4925      	ldr	r1, [pc, #148]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc2:	f7fe fea9 	bl	8001a18 <HAL_GetTick>
 8002cc6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc8:	e00a      	b.n	8002ce0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cca:	f7fe fea5 	bl	8001a18 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e0be      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	00db      	lsls	r3, r3, #3
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d1eb      	bne.n	8002cca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d010      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	4b14      	ldr	r3, [pc, #80]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d208      	bcs.n	8002d20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0e:	4b11      	ldr	r3, [pc, #68]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	f023 020f 	bic.w	r2, r3, #15
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	490e      	ldr	r1, [pc, #56]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 030f 	and.w	r3, r3, #15
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d214      	bcs.n	8002d58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2e:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 020f 	bic.w	r2, r3, #15
 8002d36:	4906      	ldr	r1, [pc, #24]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3e:	4b04      	ldr	r3, [pc, #16]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 030f 	and.w	r3, r3, #15
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e086      	b.n	8002e5e <HAL_RCC_ClockConfig+0x34e>
 8002d50:	52002000 	.word	0x52002000
 8002d54:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d010      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	4b3f      	ldr	r3, [pc, #252]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d208      	bcs.n	8002d86 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d74:	4b3c      	ldr	r3, [pc, #240]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	4939      	ldr	r1, [pc, #228]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d010      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	695a      	ldr	r2, [r3, #20]
 8002d96:	4b34      	ldr	r3, [pc, #208]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d208      	bcs.n	8002db4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002da2:	4b31      	ldr	r3, [pc, #196]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	492e      	ldr	r1, [pc, #184]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d010      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	699a      	ldr	r2, [r3, #24]
 8002dc4:	4b28      	ldr	r3, [pc, #160]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002dc6:	69db      	ldr	r3, [r3, #28]
 8002dc8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d208      	bcs.n	8002de2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002dd0:	4b25      	ldr	r3, [pc, #148]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	4922      	ldr	r1, [pc, #136]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0320 	and.w	r3, r3, #32
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d010      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69da      	ldr	r2, [r3, #28]
 8002df2:	4b1d      	ldr	r3, [pc, #116]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d208      	bcs.n	8002e10 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002e00:	6a1b      	ldr	r3, [r3, #32]
 8002e02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	4917      	ldr	r1, [pc, #92]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e10:	f000 f834 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 8002e14:	4602      	mov	r2, r0
 8002e16:	4b14      	ldr	r3, [pc, #80]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	0a1b      	lsrs	r3, r3, #8
 8002e1c:	f003 030f 	and.w	r3, r3, #15
 8002e20:	4912      	ldr	r1, [pc, #72]	@ (8002e6c <HAL_RCC_ClockConfig+0x35c>)
 8002e22:	5ccb      	ldrb	r3, [r1, r3]
 8002e24:	f003 031f 	and.w	r3, r3, #31
 8002e28:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e68 <HAL_RCC_ClockConfig+0x358>)
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	4a0d      	ldr	r2, [pc, #52]	@ (8002e6c <HAL_RCC_ClockConfig+0x35c>)
 8002e38:	5cd3      	ldrb	r3, [r2, r3]
 8002e3a:	f003 031f 	and.w	r3, r3, #31
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
 8002e44:	4a0a      	ldr	r2, [pc, #40]	@ (8002e70 <HAL_RCC_ClockConfig+0x360>)
 8002e46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e48:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <HAL_RCC_ClockConfig+0x364>)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <HAL_RCC_ClockConfig+0x368>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe fd96 	bl	8001984 <HAL_InitTick>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3718      	adds	r7, #24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	58024400 	.word	0x58024400
 8002e6c:	08007260 	.word	0x08007260
 8002e70:	24000004 	.word	0x24000004
 8002e74:	24000000 	.word	0x24000000
 8002e78:	24000024 	.word	0x24000024

08002e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b089      	sub	sp, #36	@ 0x24
 8002e80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e82:	4bb3      	ldr	r3, [pc, #716]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e8a:	2b18      	cmp	r3, #24
 8002e8c:	f200 8155 	bhi.w	800313a <HAL_RCC_GetSysClockFreq+0x2be>
 8002e90:	a201      	add	r2, pc, #4	@ (adr r2, 8002e98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e96:	bf00      	nop
 8002e98:	08002efd 	.word	0x08002efd
 8002e9c:	0800313b 	.word	0x0800313b
 8002ea0:	0800313b 	.word	0x0800313b
 8002ea4:	0800313b 	.word	0x0800313b
 8002ea8:	0800313b 	.word	0x0800313b
 8002eac:	0800313b 	.word	0x0800313b
 8002eb0:	0800313b 	.word	0x0800313b
 8002eb4:	0800313b 	.word	0x0800313b
 8002eb8:	08002f23 	.word	0x08002f23
 8002ebc:	0800313b 	.word	0x0800313b
 8002ec0:	0800313b 	.word	0x0800313b
 8002ec4:	0800313b 	.word	0x0800313b
 8002ec8:	0800313b 	.word	0x0800313b
 8002ecc:	0800313b 	.word	0x0800313b
 8002ed0:	0800313b 	.word	0x0800313b
 8002ed4:	0800313b 	.word	0x0800313b
 8002ed8:	08002f29 	.word	0x08002f29
 8002edc:	0800313b 	.word	0x0800313b
 8002ee0:	0800313b 	.word	0x0800313b
 8002ee4:	0800313b 	.word	0x0800313b
 8002ee8:	0800313b 	.word	0x0800313b
 8002eec:	0800313b 	.word	0x0800313b
 8002ef0:	0800313b 	.word	0x0800313b
 8002ef4:	0800313b 	.word	0x0800313b
 8002ef8:	08002f2f 	.word	0x08002f2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002efc:	4b94      	ldr	r3, [pc, #592]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d009      	beq.n	8002f1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f08:	4b91      	ldr	r3, [pc, #580]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	08db      	lsrs	r3, r3, #3
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	4a90      	ldr	r2, [pc, #576]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
 8002f18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002f1a:	e111      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f1c:	4b8d      	ldr	r3, [pc, #564]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f1e:	61bb      	str	r3, [r7, #24]
      break;
 8002f20:	e10e      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002f22:	4b8d      	ldr	r3, [pc, #564]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f24:	61bb      	str	r3, [r7, #24]
      break;
 8002f26:	e10b      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002f28:	4b8c      	ldr	r3, [pc, #560]	@ (800315c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f2a:	61bb      	str	r3, [r7, #24]
      break;
 8002f2c:	e108      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f2e:	4b88      	ldr	r3, [pc, #544]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002f38:	4b85      	ldr	r3, [pc, #532]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f44:	4b82      	ldr	r3, [pc, #520]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002f4e:	4b80      	ldr	r3, [pc, #512]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f52:	08db      	lsrs	r3, r3, #3
 8002f54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	fb02 f303 	mul.w	r3, r2, r3
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 80e1 	beq.w	8003134 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	f000 8083 	beq.w	8003080 <HAL_RCC_GetSysClockFreq+0x204>
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	f200 80a1 	bhi.w	80030c4 <HAL_RCC_GetSysClockFreq+0x248>
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <HAL_RCC_GetSysClockFreq+0x114>
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d056      	beq.n	800303c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002f8e:	e099      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f90:	4b6f      	ldr	r3, [pc, #444]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0320 	and.w	r3, r3, #32
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d02d      	beq.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f9c:	4b6c      	ldr	r3, [pc, #432]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	08db      	lsrs	r3, r3, #3
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	4a6b      	ldr	r2, [pc, #428]	@ (8003154 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8002fac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	ee07 3a90 	vmov	s15, r3
 8002fb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	ee07 3a90 	vmov	s15, r3
 8002fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fc6:	4b62      	ldr	r3, [pc, #392]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fce:	ee07 3a90 	vmov	s15, r3
 8002fd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fda:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003160 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fe2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fe6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002ff6:	e087      	b.n	8003108 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	ee07 3a90 	vmov	s15, r3
 8002ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003002:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003164 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003006:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800300a:	4b51      	ldr	r3, [pc, #324]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003012:	ee07 3a90 	vmov	s15, r3
 8003016:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800301a:	ed97 6a02 	vldr	s12, [r7, #8]
 800301e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003160 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003022:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003026:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800302a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800302e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003036:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800303a:	e065      	b.n	8003108 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	ee07 3a90 	vmov	s15, r3
 8003042:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003046:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003168 <HAL_RCC_GetSysClockFreq+0x2ec>
 800304a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800304e:	4b40      	ldr	r3, [pc, #256]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003056:	ee07 3a90 	vmov	s15, r3
 800305a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800305e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003062:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003160 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003066:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800306a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800306e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003072:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800307a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800307e:	e043      	b.n	8003108 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	ee07 3a90 	vmov	s15, r3
 8003086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800308a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800316c <HAL_RCC_GetSysClockFreq+0x2f0>
 800308e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003092:	4b2f      	ldr	r3, [pc, #188]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800309a:	ee07 3a90 	vmov	s15, r3
 800309e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80030a6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003160 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030c2:	e021      	b.n	8003108 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	ee07 3a90 	vmov	s15, r3
 80030ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003168 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80030ea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003160 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003102:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003106:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003108:	4b11      	ldr	r3, [pc, #68]	@ (8003150 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	0a5b      	lsrs	r3, r3, #9
 800310e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003112:	3301      	adds	r3, #1
 8003114:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	ee07 3a90 	vmov	s15, r3
 800311c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003120:	edd7 6a07 	vldr	s13, [r7, #28]
 8003124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800312c:	ee17 3a90 	vmov	r3, s15
 8003130:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003132:	e005      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	61bb      	str	r3, [r7, #24]
      break;
 8003138:	e002      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800313a:	4b07      	ldr	r3, [pc, #28]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800313c:	61bb      	str	r3, [r7, #24]
      break;
 800313e:	bf00      	nop
  }

  return sysclockfreq;
 8003140:	69bb      	ldr	r3, [r7, #24]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3724      	adds	r7, #36	@ 0x24
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	58024400 	.word	0x58024400
 8003154:	03d09000 	.word	0x03d09000
 8003158:	003d0900 	.word	0x003d0900
 800315c:	017d7840 	.word	0x017d7840
 8003160:	46000000 	.word	0x46000000
 8003164:	4c742400 	.word	0x4c742400
 8003168:	4a742400 	.word	0x4a742400
 800316c:	4bbebc20 	.word	0x4bbebc20

08003170 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003176:	f7ff fe81 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 800317a:	4602      	mov	r2, r0
 800317c:	4b10      	ldr	r3, [pc, #64]	@ (80031c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	0a1b      	lsrs	r3, r3, #8
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	490f      	ldr	r1, [pc, #60]	@ (80031c4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003188:	5ccb      	ldrb	r3, [r1, r3]
 800318a:	f003 031f 	and.w	r3, r3, #31
 800318e:	fa22 f303 	lsr.w	r3, r2, r3
 8003192:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003194:	4b0a      	ldr	r3, [pc, #40]	@ (80031c0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	f003 030f 	and.w	r3, r3, #15
 800319c:	4a09      	ldr	r2, [pc, #36]	@ (80031c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800319e:	5cd3      	ldrb	r3, [r2, r3]
 80031a0:	f003 031f 	and.w	r3, r3, #31
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	fa22 f303 	lsr.w	r3, r2, r3
 80031aa:	4a07      	ldr	r2, [pc, #28]	@ (80031c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80031ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031ae:	4a07      	ldr	r2, [pc, #28]	@ (80031cc <HAL_RCC_GetHCLKFreq+0x5c>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80031b4:	4b04      	ldr	r3, [pc, #16]	@ (80031c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80031b6:	681b      	ldr	r3, [r3, #0]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	58024400 	.word	0x58024400
 80031c4:	08007260 	.word	0x08007260
 80031c8:	24000004 	.word	0x24000004
 80031cc:	24000000 	.word	0x24000000

080031d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80031d4:	f7ff ffcc 	bl	8003170 <HAL_RCC_GetHCLKFreq>
 80031d8:	4602      	mov	r2, r0
 80031da:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	091b      	lsrs	r3, r3, #4
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	4904      	ldr	r1, [pc, #16]	@ (80031f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80031e6:	5ccb      	ldrb	r3, [r1, r3]
 80031e8:	f003 031f 	and.w	r3, r3, #31
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	58024400 	.word	0x58024400
 80031f8:	08007260 	.word	0x08007260

080031fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003200:	f7ff ffb6 	bl	8003170 <HAL_RCC_GetHCLKFreq>
 8003204:	4602      	mov	r2, r0
 8003206:	4b06      	ldr	r3, [pc, #24]	@ (8003220 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	0a1b      	lsrs	r3, r3, #8
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	4904      	ldr	r1, [pc, #16]	@ (8003224 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003212:	5ccb      	ldrb	r3, [r1, r3]
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800321c:	4618      	mov	r0, r3
 800321e:	bd80      	pop	{r7, pc}
 8003220:	58024400 	.word	0x58024400
 8003224:	08007260 	.word	0x08007260

08003228 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800322c:	f7ff ffa0 	bl	8003170 <HAL_RCC_GetHCLKFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b06      	ldr	r3, [pc, #24]	@ (800324c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4904      	ldr	r1, [pc, #16]	@ (8003250 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	58024400 	.word	0x58024400
 8003250:	08007260 	.word	0x08007260

08003254 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003254:	b480      	push	{r7}
 8003256:	b089      	sub	sp, #36	@ 0x24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800325c:	4ba1      	ldr	r3, [pc, #644]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800325e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003260:	f003 0303 	and.w	r3, r3, #3
 8003264:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003266:	4b9f      	ldr	r3, [pc, #636]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326a:	0b1b      	lsrs	r3, r3, #12
 800326c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003270:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003272:	4b9c      	ldr	r3, [pc, #624]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003276:	091b      	lsrs	r3, r3, #4
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800327e:	4b99      	ldr	r3, [pc, #612]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003282:	08db      	lsrs	r3, r3, #3
 8003284:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	fb02 f303 	mul.w	r3, r2, r3
 800328e:	ee07 3a90 	vmov	s15, r3
 8003292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003296:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 8111 	beq.w	80034c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	f000 8083 	beq.w	80033b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	f200 80a1 	bhi.w	80033f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d056      	beq.n	800336c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80032be:	e099      	b.n	80033f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032c0:	4b88      	ldr	r3, [pc, #544]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0320 	and.w	r3, r3, #32
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d02d      	beq.n	8003328 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032cc:	4b85      	ldr	r3, [pc, #532]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	08db      	lsrs	r3, r3, #3
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	4a84      	ldr	r2, [pc, #528]	@ (80034e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80032d8:	fa22 f303 	lsr.w	r3, r2, r3
 80032dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	ee07 3a90 	vmov	s15, r3
 80032e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	ee07 3a90 	vmov	s15, r3
 80032ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032f6:	4b7b      	ldr	r3, [pc, #492]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032fe:	ee07 3a90 	vmov	s15, r3
 8003302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003306:	ed97 6a03 	vldr	s12, [r7, #12]
 800330a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80034ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800330e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003316:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800331a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800331e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003322:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003326:	e087      	b.n	8003438 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	ee07 3a90 	vmov	s15, r3
 800332e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003332:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80034f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800333a:	4b6a      	ldr	r3, [pc, #424]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800333c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800334a:	ed97 6a03 	vldr	s12, [r7, #12]
 800334e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80034ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800335a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800335e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003366:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800336a:	e065      	b.n	8003438 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	ee07 3a90 	vmov	s15, r3
 8003372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003376:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80034f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800337a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800337e:	4b59      	ldr	r3, [pc, #356]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003386:	ee07 3a90 	vmov	s15, r3
 800338a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800338e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003392:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80034ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800339a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800339e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033ae:	e043      	b.n	8003438 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	ee07 3a90 	vmov	s15, r3
 80033b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80034f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80033be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033c2:	4b48      	ldr	r3, [pc, #288]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80033c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ca:	ee07 3a90 	vmov	s15, r3
 80033ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80033d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80034ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80033da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033f2:	e021      	b.n	8003438 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	ee07 3a90 	vmov	s15, r3
 80033fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80034f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003406:	4b37      	ldr	r3, [pc, #220]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800340e:	ee07 3a90 	vmov	s15, r3
 8003412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003416:	ed97 6a03 	vldr	s12, [r7, #12]
 800341a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80034ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800341e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800342a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800342e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003432:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003436:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003438:	4b2a      	ldr	r3, [pc, #168]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800343a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343c:	0a5b      	lsrs	r3, r3, #9
 800343e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003442:	ee07 3a90 	vmov	s15, r3
 8003446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800344a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800344e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003452:	edd7 6a07 	vldr	s13, [r7, #28]
 8003456:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800345a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800345e:	ee17 2a90 	vmov	r2, s15
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003466:	4b1f      	ldr	r3, [pc, #124]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346a:	0c1b      	lsrs	r3, r3, #16
 800346c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003470:	ee07 3a90 	vmov	s15, r3
 8003474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003478:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800347c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003480:	edd7 6a07 	vldr	s13, [r7, #28]
 8003484:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003488:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800348c:	ee17 2a90 	vmov	r2, s15
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003494:	4b13      	ldr	r3, [pc, #76]	@ (80034e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003498:	0e1b      	lsrs	r3, r3, #24
 800349a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800349e:	ee07 3a90 	vmov	s15, r3
 80034a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80034ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80034b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034ba:	ee17 2a90 	vmov	r2, s15
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80034c2:	e008      	b.n	80034d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	609a      	str	r2, [r3, #8]
}
 80034d6:	bf00      	nop
 80034d8:	3724      	adds	r7, #36	@ 0x24
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	58024400 	.word	0x58024400
 80034e8:	03d09000 	.word	0x03d09000
 80034ec:	46000000 	.word	0x46000000
 80034f0:	4c742400 	.word	0x4c742400
 80034f4:	4a742400 	.word	0x4a742400
 80034f8:	4bbebc20 	.word	0x4bbebc20

080034fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b089      	sub	sp, #36	@ 0x24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003504:	4ba1      	ldr	r3, [pc, #644]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	f003 0303 	and.w	r3, r3, #3
 800350c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800350e:	4b9f      	ldr	r3, [pc, #636]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003512:	0d1b      	lsrs	r3, r3, #20
 8003514:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003518:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800351a:	4b9c      	ldr	r3, [pc, #624]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800351c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351e:	0a1b      	lsrs	r3, r3, #8
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003526:	4b99      	ldr	r3, [pc, #612]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	08db      	lsrs	r3, r3, #3
 800352c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	fb02 f303 	mul.w	r3, r2, r3
 8003536:	ee07 3a90 	vmov	s15, r3
 800353a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800353e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 8111 	beq.w	800376c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	2b02      	cmp	r3, #2
 800354e:	f000 8083 	beq.w	8003658 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	2b02      	cmp	r3, #2
 8003556:	f200 80a1 	bhi.w	800369c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d056      	beq.n	8003614 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003566:	e099      	b.n	800369c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003568:	4b88      	ldr	r3, [pc, #544]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b00      	cmp	r3, #0
 8003572:	d02d      	beq.n	80035d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003574:	4b85      	ldr	r3, [pc, #532]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	08db      	lsrs	r3, r3, #3
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	4a84      	ldr	r2, [pc, #528]	@ (8003790 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
 8003584:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	ee07 3a90 	vmov	s15, r3
 800358c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	ee07 3a90 	vmov	s15, r3
 8003596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800359a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800359e:	4b7b      	ldr	r3, [pc, #492]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80035b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003794 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80035b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80035ce:	e087      	b.n	80036e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	ee07 3a90 	vmov	s15, r3
 80035d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003798 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80035de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035e2:	4b6a      	ldr	r3, [pc, #424]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ea:	ee07 3a90 	vmov	s15, r3
 80035ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80035f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003794 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80035fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800360a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003612:	e065      	b.n	80036e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	ee07 3a90 	vmov	s15, r3
 800361a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800361e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800379c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003626:	4b59      	ldr	r3, [pc, #356]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362e:	ee07 3a90 	vmov	s15, r3
 8003632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003636:	ed97 6a03 	vldr	s12, [r7, #12]
 800363a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003794 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800363e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800364a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800364e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003652:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003656:	e043      	b.n	80036e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	ee07 3a90 	vmov	s15, r3
 800365e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003662:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80037a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800366a:	4b48      	ldr	r3, [pc, #288]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800366c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003672:	ee07 3a90 	vmov	s15, r3
 8003676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800367a:	ed97 6a03 	vldr	s12, [r7, #12]
 800367e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003794 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800368a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800368e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003696:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800369a:	e021      	b.n	80036e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	ee07 3a90 	vmov	s15, r3
 80036a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800379c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80036aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036ae:	4b37      	ldr	r3, [pc, #220]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036b6:	ee07 3a90 	vmov	s15, r3
 80036ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036be:	ed97 6a03 	vldr	s12, [r7, #12]
 80036c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003794 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80036c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80036de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80036e0:	4b2a      	ldr	r3, [pc, #168]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	0a5b      	lsrs	r3, r3, #9
 80036e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036ea:	ee07 3a90 	vmov	s15, r3
 80036ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80036fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003702:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003706:	ee17 2a90 	vmov	r2, s15
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800370e:	4b1f      	ldr	r3, [pc, #124]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	0c1b      	lsrs	r3, r3, #16
 8003714:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003718:	ee07 3a90 	vmov	s15, r3
 800371c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003720:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003724:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003728:	edd7 6a07 	vldr	s13, [r7, #28]
 800372c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003730:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003734:	ee17 2a90 	vmov	r2, s15
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800373c:	4b13      	ldr	r3, [pc, #76]	@ (800378c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	0e1b      	lsrs	r3, r3, #24
 8003742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003746:	ee07 3a90 	vmov	s15, r3
 800374a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800374e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003752:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003756:	edd7 6a07 	vldr	s13, [r7, #28]
 800375a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800375e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003762:	ee17 2a90 	vmov	r2, s15
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800376a:	e008      	b.n	800377e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
}
 800377e:	bf00      	nop
 8003780:	3724      	adds	r7, #36	@ 0x24
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	58024400 	.word	0x58024400
 8003790:	03d09000 	.word	0x03d09000
 8003794:	46000000 	.word	0x46000000
 8003798:	4c742400 	.word	0x4c742400
 800379c:	4a742400 	.word	0x4a742400
 80037a0:	4bbebc20 	.word	0x4bbebc20

080037a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e049      	b.n	800384a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d106      	bne.n	80037d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fd fc3c 	bl	8001048 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	4619      	mov	r1, r3
 80037e2:	4610      	mov	r0, r2
 80037e4:	f000 ff72 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e049      	b.n	80038f8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d106      	bne.n	800387e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 f841 	bl	8003900 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2202      	movs	r2, #2
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	4619      	mov	r1, r3
 8003890:	4610      	mov	r0, r2
 8003892:	f000 ff1b 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d109      	bne.n	8003938 <HAL_TIM_PWM_Start+0x24>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b01      	cmp	r3, #1
 800392e:	bf14      	ite	ne
 8003930:	2301      	movne	r3, #1
 8003932:	2300      	moveq	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	e03c      	b.n	80039b2 <HAL_TIM_PWM_Start+0x9e>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	2b04      	cmp	r3, #4
 800393c:	d109      	bne.n	8003952 <HAL_TIM_PWM_Start+0x3e>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b01      	cmp	r3, #1
 8003948:	bf14      	ite	ne
 800394a:	2301      	movne	r3, #1
 800394c:	2300      	moveq	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	e02f      	b.n	80039b2 <HAL_TIM_PWM_Start+0x9e>
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	2b08      	cmp	r3, #8
 8003956:	d109      	bne.n	800396c <HAL_TIM_PWM_Start+0x58>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b01      	cmp	r3, #1
 8003962:	bf14      	ite	ne
 8003964:	2301      	movne	r3, #1
 8003966:	2300      	moveq	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	e022      	b.n	80039b2 <HAL_TIM_PWM_Start+0x9e>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	2b0c      	cmp	r3, #12
 8003970:	d109      	bne.n	8003986 <HAL_TIM_PWM_Start+0x72>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b01      	cmp	r3, #1
 800397c:	bf14      	ite	ne
 800397e:	2301      	movne	r3, #1
 8003980:	2300      	moveq	r3, #0
 8003982:	b2db      	uxtb	r3, r3
 8003984:	e015      	b.n	80039b2 <HAL_TIM_PWM_Start+0x9e>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b10      	cmp	r3, #16
 800398a:	d109      	bne.n	80039a0 <HAL_TIM_PWM_Start+0x8c>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b01      	cmp	r3, #1
 8003996:	bf14      	ite	ne
 8003998:	2301      	movne	r3, #1
 800399a:	2300      	moveq	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	e008      	b.n	80039b2 <HAL_TIM_PWM_Start+0x9e>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	bf14      	ite	ne
 80039ac:	2301      	movne	r3, #1
 80039ae:	2300      	moveq	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e0a1      	b.n	8003afe <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d104      	bne.n	80039ca <HAL_TIM_PWM_Start+0xb6>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039c8:	e023      	b.n	8003a12 <HAL_TIM_PWM_Start+0xfe>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d104      	bne.n	80039da <HAL_TIM_PWM_Start+0xc6>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039d8:	e01b      	b.n	8003a12 <HAL_TIM_PWM_Start+0xfe>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d104      	bne.n	80039ea <HAL_TIM_PWM_Start+0xd6>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039e8:	e013      	b.n	8003a12 <HAL_TIM_PWM_Start+0xfe>
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	2b0c      	cmp	r3, #12
 80039ee:	d104      	bne.n	80039fa <HAL_TIM_PWM_Start+0xe6>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039f8:	e00b      	b.n	8003a12 <HAL_TIM_PWM_Start+0xfe>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2b10      	cmp	r3, #16
 80039fe:	d104      	bne.n	8003a0a <HAL_TIM_PWM_Start+0xf6>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a08:	e003      	b.n	8003a12 <HAL_TIM_PWM_Start+0xfe>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2201      	movs	r2, #1
 8003a18:	6839      	ldr	r1, [r7, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f001 fb94 	bl	8005148 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a38      	ldr	r2, [pc, #224]	@ (8003b08 <HAL_TIM_PWM_Start+0x1f4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d013      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x13e>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a37      	ldr	r2, [pc, #220]	@ (8003b0c <HAL_TIM_PWM_Start+0x1f8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d00e      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x13e>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a35      	ldr	r2, [pc, #212]	@ (8003b10 <HAL_TIM_PWM_Start+0x1fc>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d009      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x13e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a34      	ldr	r2, [pc, #208]	@ (8003b14 <HAL_TIM_PWM_Start+0x200>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d004      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x13e>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a32      	ldr	r2, [pc, #200]	@ (8003b18 <HAL_TIM_PWM_Start+0x204>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d101      	bne.n	8003a56 <HAL_TIM_PWM_Start+0x142>
 8003a52:	2301      	movs	r3, #1
 8003a54:	e000      	b.n	8003a58 <HAL_TIM_PWM_Start+0x144>
 8003a56:	2300      	movs	r3, #0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d007      	beq.n	8003a6c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a6a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a25      	ldr	r2, [pc, #148]	@ (8003b08 <HAL_TIM_PWM_Start+0x1f4>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d022      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a7e:	d01d      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a25      	ldr	r2, [pc, #148]	@ (8003b1c <HAL_TIM_PWM_Start+0x208>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d018      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a24      	ldr	r2, [pc, #144]	@ (8003b20 <HAL_TIM_PWM_Start+0x20c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d013      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a22      	ldr	r2, [pc, #136]	@ (8003b24 <HAL_TIM_PWM_Start+0x210>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d00e      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a1a      	ldr	r2, [pc, #104]	@ (8003b0c <HAL_TIM_PWM_Start+0x1f8>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d009      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a1e      	ldr	r2, [pc, #120]	@ (8003b28 <HAL_TIM_PWM_Start+0x214>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d004      	beq.n	8003abc <HAL_TIM_PWM_Start+0x1a8>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a16      	ldr	r2, [pc, #88]	@ (8003b10 <HAL_TIM_PWM_Start+0x1fc>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d115      	bne.n	8003ae8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689a      	ldr	r2, [r3, #8]
 8003ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b2c <HAL_TIM_PWM_Start+0x218>)
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2b06      	cmp	r3, #6
 8003acc:	d015      	beq.n	8003afa <HAL_TIM_PWM_Start+0x1e6>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad4:	d011      	beq.n	8003afa <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0201 	orr.w	r2, r2, #1
 8003ae4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ae6:	e008      	b.n	8003afa <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	e000      	b.n	8003afc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003afa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40010000 	.word	0x40010000
 8003b0c:	40010400 	.word	0x40010400
 8003b10:	40014000 	.word	0x40014000
 8003b14:	40014400 	.word	0x40014400
 8003b18:	40014800 	.word	0x40014800
 8003b1c:	40000400 	.word	0x40000400
 8003b20:	40000800 	.word	0x40000800
 8003b24:	40000c00 	.word	0x40000c00
 8003b28:	40001800 	.word	0x40001800
 8003b2c:	00010007 	.word	0x00010007

08003b30 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e049      	b.n	8003bd6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f841 	bl	8003bde <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3304      	adds	r3, #4
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4610      	mov	r0, r2
 8003b70:	f000 fdac 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
	...

08003bf4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d104      	bne.n	8003c12 <HAL_TIM_IC_Start_IT+0x1e>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	e023      	b.n	8003c5a <HAL_TIM_IC_Start_IT+0x66>
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	d104      	bne.n	8003c22 <HAL_TIM_IC_Start_IT+0x2e>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	e01b      	b.n	8003c5a <HAL_TIM_IC_Start_IT+0x66>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d104      	bne.n	8003c32 <HAL_TIM_IC_Start_IT+0x3e>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	e013      	b.n	8003c5a <HAL_TIM_IC_Start_IT+0x66>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b0c      	cmp	r3, #12
 8003c36:	d104      	bne.n	8003c42 <HAL_TIM_IC_Start_IT+0x4e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	e00b      	b.n	8003c5a <HAL_TIM_IC_Start_IT+0x66>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b10      	cmp	r3, #16
 8003c46:	d104      	bne.n	8003c52 <HAL_TIM_IC_Start_IT+0x5e>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	e003      	b.n	8003c5a <HAL_TIM_IC_Start_IT+0x66>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d104      	bne.n	8003c6c <HAL_TIM_IC_Start_IT+0x78>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	e013      	b.n	8003c94 <HAL_TIM_IC_Start_IT+0xa0>
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d104      	bne.n	8003c7c <HAL_TIM_IC_Start_IT+0x88>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	e00b      	b.n	8003c94 <HAL_TIM_IC_Start_IT+0xa0>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b08      	cmp	r3, #8
 8003c80:	d104      	bne.n	8003c8c <HAL_TIM_IC_Start_IT+0x98>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	e003      	b.n	8003c94 <HAL_TIM_IC_Start_IT+0xa0>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c96:	7bbb      	ldrb	r3, [r7, #14]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d102      	bne.n	8003ca2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c9c:	7b7b      	ldrb	r3, [r7, #13]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d001      	beq.n	8003ca6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e0e2      	b.n	8003e6c <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d104      	bne.n	8003cb6 <HAL_TIM_IC_Start_IT+0xc2>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2202      	movs	r2, #2
 8003cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cb4:	e023      	b.n	8003cfe <HAL_TIM_IC_Start_IT+0x10a>
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d104      	bne.n	8003cc6 <HAL_TIM_IC_Start_IT+0xd2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cc4:	e01b      	b.n	8003cfe <HAL_TIM_IC_Start_IT+0x10a>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d104      	bne.n	8003cd6 <HAL_TIM_IC_Start_IT+0xe2>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cd4:	e013      	b.n	8003cfe <HAL_TIM_IC_Start_IT+0x10a>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2b0c      	cmp	r3, #12
 8003cda:	d104      	bne.n	8003ce6 <HAL_TIM_IC_Start_IT+0xf2>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ce4:	e00b      	b.n	8003cfe <HAL_TIM_IC_Start_IT+0x10a>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b10      	cmp	r3, #16
 8003cea:	d104      	bne.n	8003cf6 <HAL_TIM_IC_Start_IT+0x102>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cf4:	e003      	b.n	8003cfe <HAL_TIM_IC_Start_IT+0x10a>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d104      	bne.n	8003d0e <HAL_TIM_IC_Start_IT+0x11a>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d0c:	e013      	b.n	8003d36 <HAL_TIM_IC_Start_IT+0x142>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d104      	bne.n	8003d1e <HAL_TIM_IC_Start_IT+0x12a>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d1c:	e00b      	b.n	8003d36 <HAL_TIM_IC_Start_IT+0x142>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d104      	bne.n	8003d2e <HAL_TIM_IC_Start_IT+0x13a>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003d2c:	e003      	b.n	8003d36 <HAL_TIM_IC_Start_IT+0x142>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2202      	movs	r2, #2
 8003d32:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b0c      	cmp	r3, #12
 8003d3a:	d841      	bhi.n	8003dc0 <HAL_TIM_IC_Start_IT+0x1cc>
 8003d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d44 <HAL_TIM_IC_Start_IT+0x150>)
 8003d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d42:	bf00      	nop
 8003d44:	08003d79 	.word	0x08003d79
 8003d48:	08003dc1 	.word	0x08003dc1
 8003d4c:	08003dc1 	.word	0x08003dc1
 8003d50:	08003dc1 	.word	0x08003dc1
 8003d54:	08003d8b 	.word	0x08003d8b
 8003d58:	08003dc1 	.word	0x08003dc1
 8003d5c:	08003dc1 	.word	0x08003dc1
 8003d60:	08003dc1 	.word	0x08003dc1
 8003d64:	08003d9d 	.word	0x08003d9d
 8003d68:	08003dc1 	.word	0x08003dc1
 8003d6c:	08003dc1 	.word	0x08003dc1
 8003d70:	08003dc1 	.word	0x08003dc1
 8003d74:	08003daf 	.word	0x08003daf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0202 	orr.w	r2, r2, #2
 8003d86:	60da      	str	r2, [r3, #12]
      break;
 8003d88:	e01d      	b.n	8003dc6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f042 0204 	orr.w	r2, r2, #4
 8003d98:	60da      	str	r2, [r3, #12]
      break;
 8003d9a:	e014      	b.n	8003dc6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0208 	orr.w	r2, r2, #8
 8003daa:	60da      	str	r2, [r3, #12]
      break;
 8003dac:	e00b      	b.n	8003dc6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f042 0210 	orr.w	r2, r2, #16
 8003dbc:	60da      	str	r2, [r3, #12]
      break;
 8003dbe:	e002      	b.n	8003dc6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc4:	bf00      	nop
  }

  if (status == HAL_OK)
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d14e      	bne.n	8003e6a <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	6839      	ldr	r1, [r7, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f001 f9b7 	bl	8005148 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a25      	ldr	r2, [pc, #148]	@ (8003e74 <HAL_TIM_IC_Start_IT+0x280>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d022      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dec:	d01d      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a21      	ldr	r2, [pc, #132]	@ (8003e78 <HAL_TIM_IC_Start_IT+0x284>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d018      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e7c <HAL_TIM_IC_Start_IT+0x288>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a1e      	ldr	r2, [pc, #120]	@ (8003e80 <HAL_TIM_IC_Start_IT+0x28c>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00e      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1c      	ldr	r2, [pc, #112]	@ (8003e84 <HAL_TIM_IC_Start_IT+0x290>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d009      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <HAL_TIM_IC_Start_IT+0x294>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d004      	beq.n	8003e2a <HAL_TIM_IC_Start_IT+0x236>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a19      	ldr	r2, [pc, #100]	@ (8003e8c <HAL_TIM_IC_Start_IT+0x298>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d115      	bne.n	8003e56 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	4b17      	ldr	r3, [pc, #92]	@ (8003e90 <HAL_TIM_IC_Start_IT+0x29c>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2b06      	cmp	r3, #6
 8003e3a:	d015      	beq.n	8003e68 <HAL_TIM_IC_Start_IT+0x274>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e42:	d011      	beq.n	8003e68 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e54:	e008      	b.n	8003e68 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f042 0201 	orr.w	r2, r2, #1
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	e000      	b.n	8003e6a <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e68:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40010000 	.word	0x40010000
 8003e78:	40000400 	.word	0x40000400
 8003e7c:	40000800 	.word	0x40000800
 8003e80:	40000c00 	.word	0x40000c00
 8003e84:	40010400 	.word	0x40010400
 8003e88:	40001800 	.word	0x40001800
 8003e8c:	40014000 	.word	0x40014000
 8003e90:	00010007 	.word	0x00010007

08003e94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d020      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01b      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f06f 0202 	mvn.w	r2, #2
 8003ec8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fd f822 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8003ee4:	e005      	b.n	8003ef2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fbd2 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fbd9 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d020      	beq.n	8003f44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01b      	beq.n	8003f44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f06f 0204 	mvn.w	r2, #4
 8003f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7fc fffc 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8003f30:	e005      	b.n	8003f3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 fbac 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 fbb3 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	f003 0308 	and.w	r3, r3, #8
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d020      	beq.n	8003f90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f003 0308 	and.w	r3, r3, #8
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01b      	beq.n	8003f90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 0208 	mvn.w	r2, #8
 8003f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2204      	movs	r2, #4
 8003f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7fc ffd6 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8003f7c:	e005      	b.n	8003f8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fb86 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fb8d 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	f003 0310 	and.w	r3, r3, #16
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d020      	beq.n	8003fdc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01b      	beq.n	8003fdc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f06f 0210 	mvn.w	r2, #16
 8003fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2208      	movs	r2, #8
 8003fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f7fc ffb0 	bl	8000f28 <HAL_TIM_IC_CaptureCallback>
 8003fc8:	e005      	b.n	8003fd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 fb60 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 fb67 	bl	80046a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00c      	beq.n	8004000 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d007      	beq.n	8004000 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f06f 0201 	mvn.w	r2, #1
 8003ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 fb3e 	bl	800467c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004006:	2b00      	cmp	r3, #0
 8004008:	d104      	bne.n	8004014 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00c      	beq.n	800402e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f001 f94b 	bl	80052c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00c      	beq.n	8004052 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403e:	2b00      	cmp	r3, #0
 8004040:	d007      	beq.n	8004052 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800404a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f001 f943 	bl	80052d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00c      	beq.n	8004076 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004062:	2b00      	cmp	r3, #0
 8004064:	d007      	beq.n	8004076 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800406e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 fb21 	bl	80046b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00c      	beq.n	800409a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f003 0320 	and.w	r3, r3, #32
 8004086:	2b00      	cmp	r3, #0
 8004088:	d007      	beq.n	800409a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f06f 0220 	mvn.w	r2, #32
 8004092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f001 f90b 	bl	80052b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800409a:	bf00      	nop
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b086      	sub	sp, #24
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	60f8      	str	r0, [r7, #12]
 80040aa:	60b9      	str	r1, [r7, #8]
 80040ac:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040ae:	2300      	movs	r3, #0
 80040b0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d101      	bne.n	80040c0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80040bc:	2302      	movs	r3, #2
 80040be:	e088      	b.n	80041d2 <HAL_TIM_IC_ConfigChannel+0x130>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d11b      	bne.n	8004106 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80040de:	f000 fe6b 	bl	8004db8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	699a      	ldr	r2, [r3, #24]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 020c 	bic.w	r2, r2, #12
 80040f0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6999      	ldr	r1, [r3, #24]
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	689a      	ldr	r2, [r3, #8]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	430a      	orrs	r2, r1
 8004102:	619a      	str	r2, [r3, #24]
 8004104:	e060      	b.n	80041c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b04      	cmp	r3, #4
 800410a:	d11c      	bne.n	8004146 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800411c:	f000 feef 	bl	8004efe <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	699a      	ldr	r2, [r3, #24]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800412e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6999      	ldr	r1, [r3, #24]
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	021a      	lsls	r2, r3, #8
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	619a      	str	r2, [r3, #24]
 8004144:	e040      	b.n	80041c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b08      	cmp	r3, #8
 800414a:	d11b      	bne.n	8004184 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800415c:	f000 ff3c 	bl	8004fd8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69da      	ldr	r2, [r3, #28]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 020c 	bic.w	r2, r2, #12
 800416e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	69d9      	ldr	r1, [r3, #28]
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	61da      	str	r2, [r3, #28]
 8004182:	e021      	b.n	80041c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b0c      	cmp	r3, #12
 8004188:	d11c      	bne.n	80041c4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800419a:	f000 ff59 	bl	8005050 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69da      	ldr	r2, [r3, #28]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80041ac:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69d9      	ldr	r1, [r3, #28]
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	021a      	lsls	r2, r3, #8
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	61da      	str	r2, [r3, #28]
 80041c2:	e001      	b.n	80041c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
	...

080041dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d101      	bne.n	80041fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041f6:	2302      	movs	r3, #2
 80041f8:	e0ff      	b.n	80043fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b14      	cmp	r3, #20
 8004206:	f200 80f0 	bhi.w	80043ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800420a:	a201      	add	r2, pc, #4	@ (adr r2, 8004210 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800420c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004210:	08004265 	.word	0x08004265
 8004214:	080043eb 	.word	0x080043eb
 8004218:	080043eb 	.word	0x080043eb
 800421c:	080043eb 	.word	0x080043eb
 8004220:	080042a5 	.word	0x080042a5
 8004224:	080043eb 	.word	0x080043eb
 8004228:	080043eb 	.word	0x080043eb
 800422c:	080043eb 	.word	0x080043eb
 8004230:	080042e7 	.word	0x080042e7
 8004234:	080043eb 	.word	0x080043eb
 8004238:	080043eb 	.word	0x080043eb
 800423c:	080043eb 	.word	0x080043eb
 8004240:	08004327 	.word	0x08004327
 8004244:	080043eb 	.word	0x080043eb
 8004248:	080043eb 	.word	0x080043eb
 800424c:	080043eb 	.word	0x080043eb
 8004250:	08004369 	.word	0x08004369
 8004254:	080043eb 	.word	0x080043eb
 8004258:	080043eb 	.word	0x080043eb
 800425c:	080043eb 	.word	0x080043eb
 8004260:	080043a9 	.word	0x080043a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68b9      	ldr	r1, [r7, #8]
 800426a:	4618      	mov	r0, r3
 800426c:	f000 face 	bl	800480c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699a      	ldr	r2, [r3, #24]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0208 	orr.w	r2, r2, #8
 800427e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	699a      	ldr	r2, [r3, #24]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 0204 	bic.w	r2, r2, #4
 800428e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	6999      	ldr	r1, [r3, #24]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	691a      	ldr	r2, [r3, #16]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	619a      	str	r2, [r3, #24]
      break;
 80042a2:	e0a5      	b.n	80043f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68b9      	ldr	r1, [r7, #8]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fb3e 	bl	800492c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699a      	ldr	r2, [r3, #24]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6999      	ldr	r1, [r3, #24]
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	021a      	lsls	r2, r3, #8
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	430a      	orrs	r2, r1
 80042e2:	619a      	str	r2, [r3, #24]
      break;
 80042e4:	e084      	b.n	80043f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68b9      	ldr	r1, [r7, #8]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f000 fba7 	bl	8004a40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69da      	ldr	r2, [r3, #28]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 0208 	orr.w	r2, r2, #8
 8004300:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	69da      	ldr	r2, [r3, #28]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0204 	bic.w	r2, r2, #4
 8004310:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	69d9      	ldr	r1, [r3, #28]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	691a      	ldr	r2, [r3, #16]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	61da      	str	r2, [r3, #28]
      break;
 8004324:	e064      	b.n	80043f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	4618      	mov	r0, r3
 800432e:	f000 fc0f 	bl	8004b50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69da      	ldr	r2, [r3, #28]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004340:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	69da      	ldr	r2, [r3, #28]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004350:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	69d9      	ldr	r1, [r3, #28]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	021a      	lsls	r2, r3, #8
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	430a      	orrs	r2, r1
 8004364:	61da      	str	r2, [r3, #28]
      break;
 8004366:	e043      	b.n	80043f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68b9      	ldr	r1, [r7, #8]
 800436e:	4618      	mov	r0, r3
 8004370:	f000 fc58 	bl	8004c24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0208 	orr.w	r2, r2, #8
 8004382:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f022 0204 	bic.w	r2, r2, #4
 8004392:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	691a      	ldr	r2, [r3, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80043a6:	e023      	b.n	80043f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fc9c 	bl	8004cec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	021a      	lsls	r2, r3, #8
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80043e8:	e002      	b.n	80043f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	75fb      	strb	r3, [r7, #23]
      break;
 80043ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop

08004404 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004418:	2b01      	cmp	r3, #1
 800441a:	d101      	bne.n	8004420 <HAL_TIM_ConfigClockSource+0x1c>
 800441c:	2302      	movs	r3, #2
 800441e:	e0dc      	b.n	80045da <HAL_TIM_ConfigClockSource+0x1d6>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	4b6a      	ldr	r3, [pc, #424]	@ (80045e4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800443c:	4013      	ands	r3, r2
 800443e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004446:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a64      	ldr	r2, [pc, #400]	@ (80045e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	f000 80a9 	beq.w	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 800445c:	4a62      	ldr	r2, [pc, #392]	@ (80045e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800445e:	4293      	cmp	r3, r2
 8004460:	f200 80ae 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8004464:	4a61      	ldr	r2, [pc, #388]	@ (80045ec <HAL_TIM_ConfigClockSource+0x1e8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	f000 80a1 	beq.w	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 800446c:	4a5f      	ldr	r2, [pc, #380]	@ (80045ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	f200 80a6 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8004474:	4a5e      	ldr	r2, [pc, #376]	@ (80045f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004476:	4293      	cmp	r3, r2
 8004478:	f000 8099 	beq.w	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 800447c:	4a5c      	ldr	r2, [pc, #368]	@ (80045f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800447e:	4293      	cmp	r3, r2
 8004480:	f200 809e 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8004484:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004488:	f000 8091 	beq.w	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 800448c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004490:	f200 8096 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8004494:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004498:	f000 8089 	beq.w	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 800449c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044a0:	f200 808e 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a8:	d03e      	beq.n	8004528 <HAL_TIM_ConfigClockSource+0x124>
 80044aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ae:	f200 8087 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b6:	f000 8086 	beq.w	80045c6 <HAL_TIM_ConfigClockSource+0x1c2>
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044be:	d87f      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044c0:	2b70      	cmp	r3, #112	@ 0x70
 80044c2:	d01a      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0xf6>
 80044c4:	2b70      	cmp	r3, #112	@ 0x70
 80044c6:	d87b      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044c8:	2b60      	cmp	r3, #96	@ 0x60
 80044ca:	d050      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x16a>
 80044cc:	2b60      	cmp	r3, #96	@ 0x60
 80044ce:	d877      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044d0:	2b50      	cmp	r3, #80	@ 0x50
 80044d2:	d03c      	beq.n	800454e <HAL_TIM_ConfigClockSource+0x14a>
 80044d4:	2b50      	cmp	r3, #80	@ 0x50
 80044d6:	d873      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044d8:	2b40      	cmp	r3, #64	@ 0x40
 80044da:	d058      	beq.n	800458e <HAL_TIM_ConfigClockSource+0x18a>
 80044dc:	2b40      	cmp	r3, #64	@ 0x40
 80044de:	d86f      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044e0:	2b30      	cmp	r3, #48	@ 0x30
 80044e2:	d064      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 80044e4:	2b30      	cmp	r3, #48	@ 0x30
 80044e6:	d86b      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044e8:	2b20      	cmp	r3, #32
 80044ea:	d060      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 80044ec:	2b20      	cmp	r3, #32
 80044ee:	d867      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d05c      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d05a      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x1aa>
 80044f8:	e062      	b.n	80045c0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800450a:	f000 fdfd 	bl	8005108 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800451c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	609a      	str	r2, [r3, #8]
      break;
 8004526:	e04f      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004538:	f000 fde6 	bl	8005108 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800454a:	609a      	str	r2, [r3, #8]
      break;
 800454c:	e03c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800455a:	461a      	mov	r2, r3
 800455c:	f000 fca0 	bl	8004ea0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2150      	movs	r1, #80	@ 0x50
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fdb0 	bl	80050cc <TIM_ITRx_SetConfig>
      break;
 800456c:	e02c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800457a:	461a      	mov	r2, r3
 800457c:	f000 fcfc 	bl	8004f78 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2160      	movs	r1, #96	@ 0x60
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fda0 	bl	80050cc <TIM_ITRx_SetConfig>
      break;
 800458c:	e01c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800459a:	461a      	mov	r2, r3
 800459c:	f000 fc80 	bl	8004ea0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2140      	movs	r1, #64	@ 0x40
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fd90 	bl	80050cc <TIM_ITRx_SetConfig>
      break;
 80045ac:	e00c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4619      	mov	r1, r3
 80045b8:	4610      	mov	r0, r2
 80045ba:	f000 fd87 	bl	80050cc <TIM_ITRx_SetConfig>
      break;
 80045be:	e003      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      break;
 80045c4:	e000      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80045c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	ffceff88 	.word	0xffceff88
 80045e8:	00100040 	.word	0x00100040
 80045ec:	00100030 	.word	0x00100030
 80045f0:	00100020 	.word	0x00100020

080045f4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2b0c      	cmp	r3, #12
 8004606:	d831      	bhi.n	800466c <HAL_TIM_ReadCapturedValue+0x78>
 8004608:	a201      	add	r2, pc, #4	@ (adr r2, 8004610 <HAL_TIM_ReadCapturedValue+0x1c>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	08004645 	.word	0x08004645
 8004614:	0800466d 	.word	0x0800466d
 8004618:	0800466d 	.word	0x0800466d
 800461c:	0800466d 	.word	0x0800466d
 8004620:	0800464f 	.word	0x0800464f
 8004624:	0800466d 	.word	0x0800466d
 8004628:	0800466d 	.word	0x0800466d
 800462c:	0800466d 	.word	0x0800466d
 8004630:	08004659 	.word	0x08004659
 8004634:	0800466d 	.word	0x0800466d
 8004638:	0800466d 	.word	0x0800466d
 800463c:	0800466d 	.word	0x0800466d
 8004640:	08004663 	.word	0x08004663
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464a:	60fb      	str	r3, [r7, #12]

      break;
 800464c:	e00f      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004654:	60fb      	str	r3, [r7, #12]

      break;
 8004656:	e00a      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465e:	60fb      	str	r3, [r7, #12]

      break;
 8004660:	e005      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004668:	60fb      	str	r3, [r7, #12]

      break;
 800466a:	e000      	b.n	800466e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800466c:	bf00      	nop
  }

  return tmpreg;
 800466e:	68fb      	ldr	r3, [r7, #12]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a43      	ldr	r2, [pc, #268]	@ (80047ec <TIM_Base_SetConfig+0x120>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d013      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ea:	d00f      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a40      	ldr	r2, [pc, #256]	@ (80047f0 <TIM_Base_SetConfig+0x124>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00b      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a3f      	ldr	r2, [pc, #252]	@ (80047f4 <TIM_Base_SetConfig+0x128>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d007      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a3e      	ldr	r2, [pc, #248]	@ (80047f8 <TIM_Base_SetConfig+0x12c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a3d      	ldr	r2, [pc, #244]	@ (80047fc <TIM_Base_SetConfig+0x130>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d108      	bne.n	800471e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a32      	ldr	r2, [pc, #200]	@ (80047ec <TIM_Base_SetConfig+0x120>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d01f      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472c:	d01b      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2f      	ldr	r2, [pc, #188]	@ (80047f0 <TIM_Base_SetConfig+0x124>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d017      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2e      	ldr	r2, [pc, #184]	@ (80047f4 <TIM_Base_SetConfig+0x128>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d013      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a2d      	ldr	r2, [pc, #180]	@ (80047f8 <TIM_Base_SetConfig+0x12c>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00f      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a2c      	ldr	r2, [pc, #176]	@ (80047fc <TIM_Base_SetConfig+0x130>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00b      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a2b      	ldr	r2, [pc, #172]	@ (8004800 <TIM_Base_SetConfig+0x134>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a2a      	ldr	r2, [pc, #168]	@ (8004804 <TIM_Base_SetConfig+0x138>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d003      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a29      	ldr	r2, [pc, #164]	@ (8004808 <TIM_Base_SetConfig+0x13c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d108      	bne.n	8004778 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800476c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	4313      	orrs	r3, r2
 8004776:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a14      	ldr	r2, [pc, #80]	@ (80047ec <TIM_Base_SetConfig+0x120>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00f      	beq.n	80047be <TIM_Base_SetConfig+0xf2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a16      	ldr	r2, [pc, #88]	@ (80047fc <TIM_Base_SetConfig+0x130>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d00b      	beq.n	80047be <TIM_Base_SetConfig+0xf2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a15      	ldr	r2, [pc, #84]	@ (8004800 <TIM_Base_SetConfig+0x134>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d007      	beq.n	80047be <TIM_Base_SetConfig+0xf2>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a14      	ldr	r2, [pc, #80]	@ (8004804 <TIM_Base_SetConfig+0x138>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d003      	beq.n	80047be <TIM_Base_SetConfig+0xf2>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a13      	ldr	r2, [pc, #76]	@ (8004808 <TIM_Base_SetConfig+0x13c>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d103      	bne.n	80047c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f043 0204 	orr.w	r2, r3, #4
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	601a      	str	r2, [r3, #0]
}
 80047de:	bf00      	nop
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	40010000 	.word	0x40010000
 80047f0:	40000400 	.word	0x40000400
 80047f4:	40000800 	.word	0x40000800
 80047f8:	40000c00 	.word	0x40000c00
 80047fc:	40010400 	.word	0x40010400
 8004800:	40014000 	.word	0x40014000
 8004804:	40014400 	.word	0x40014400
 8004808:	40014800 	.word	0x40014800

0800480c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	f023 0201 	bic.w	r2, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	4b37      	ldr	r3, [pc, #220]	@ (8004914 <TIM_OC1_SetConfig+0x108>)
 8004838:	4013      	ands	r3, r2
 800483a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0303 	bic.w	r3, r3, #3
 8004842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f023 0302 	bic.w	r3, r3, #2
 8004854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a2d      	ldr	r2, [pc, #180]	@ (8004918 <TIM_OC1_SetConfig+0x10c>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00f      	beq.n	8004888 <TIM_OC1_SetConfig+0x7c>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a2c      	ldr	r2, [pc, #176]	@ (800491c <TIM_OC1_SetConfig+0x110>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d00b      	beq.n	8004888 <TIM_OC1_SetConfig+0x7c>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a2b      	ldr	r2, [pc, #172]	@ (8004920 <TIM_OC1_SetConfig+0x114>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d007      	beq.n	8004888 <TIM_OC1_SetConfig+0x7c>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a2a      	ldr	r2, [pc, #168]	@ (8004924 <TIM_OC1_SetConfig+0x118>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d003      	beq.n	8004888 <TIM_OC1_SetConfig+0x7c>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a29      	ldr	r2, [pc, #164]	@ (8004928 <TIM_OC1_SetConfig+0x11c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d10c      	bne.n	80048a2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f023 0308 	bic.w	r3, r3, #8
 800488e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	697a      	ldr	r2, [r7, #20]
 8004896:	4313      	orrs	r3, r2
 8004898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f023 0304 	bic.w	r3, r3, #4
 80048a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004918 <TIM_OC1_SetConfig+0x10c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d00f      	beq.n	80048ca <TIM_OC1_SetConfig+0xbe>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a1b      	ldr	r2, [pc, #108]	@ (800491c <TIM_OC1_SetConfig+0x110>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d00b      	beq.n	80048ca <TIM_OC1_SetConfig+0xbe>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a1a      	ldr	r2, [pc, #104]	@ (8004920 <TIM_OC1_SetConfig+0x114>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d007      	beq.n	80048ca <TIM_OC1_SetConfig+0xbe>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a19      	ldr	r2, [pc, #100]	@ (8004924 <TIM_OC1_SetConfig+0x118>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d003      	beq.n	80048ca <TIM_OC1_SetConfig+0xbe>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a18      	ldr	r2, [pc, #96]	@ (8004928 <TIM_OC1_SetConfig+0x11c>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d111      	bne.n	80048ee <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	621a      	str	r2, [r3, #32]
}
 8004908:	bf00      	nop
 800490a:	371c      	adds	r7, #28
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr
 8004914:	fffeff8f 	.word	0xfffeff8f
 8004918:	40010000 	.word	0x40010000
 800491c:	40010400 	.word	0x40010400
 8004920:	40014000 	.word	0x40014000
 8004924:	40014400 	.word	0x40014400
 8004928:	40014800 	.word	0x40014800

0800492c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	f023 0210 	bic.w	r2, r3, #16
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4b34      	ldr	r3, [pc, #208]	@ (8004a28 <TIM_OC2_SetConfig+0xfc>)
 8004958:	4013      	ands	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004962:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	021b      	lsls	r3, r3, #8
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	4313      	orrs	r3, r2
 800496e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f023 0320 	bic.w	r3, r3, #32
 8004976:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	011b      	lsls	r3, r3, #4
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	4313      	orrs	r3, r2
 8004982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a29      	ldr	r2, [pc, #164]	@ (8004a2c <TIM_OC2_SetConfig+0x100>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d003      	beq.n	8004994 <TIM_OC2_SetConfig+0x68>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a28      	ldr	r2, [pc, #160]	@ (8004a30 <TIM_OC2_SetConfig+0x104>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d10d      	bne.n	80049b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800499a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a1e      	ldr	r2, [pc, #120]	@ (8004a2c <TIM_OC2_SetConfig+0x100>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d00f      	beq.n	80049d8 <TIM_OC2_SetConfig+0xac>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004a30 <TIM_OC2_SetConfig+0x104>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d00b      	beq.n	80049d8 <TIM_OC2_SetConfig+0xac>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a34 <TIM_OC2_SetConfig+0x108>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d007      	beq.n	80049d8 <TIM_OC2_SetConfig+0xac>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004a38 <TIM_OC2_SetConfig+0x10c>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d003      	beq.n	80049d8 <TIM_OC2_SetConfig+0xac>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a1a      	ldr	r2, [pc, #104]	@ (8004a3c <TIM_OC2_SetConfig+0x110>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d113      	bne.n	8004a00 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	621a      	str	r2, [r3, #32]
}
 8004a1a:	bf00      	nop
 8004a1c:	371c      	adds	r7, #28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	feff8fff 	.word	0xfeff8fff
 8004a2c:	40010000 	.word	0x40010000
 8004a30:	40010400 	.word	0x40010400
 8004a34:	40014000 	.word	0x40014000
 8004a38:	40014400 	.word	0x40014400
 8004a3c:	40014800 	.word	0x40014800

08004a40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	4b33      	ldr	r3, [pc, #204]	@ (8004b38 <TIM_OC3_SetConfig+0xf8>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f023 0303 	bic.w	r3, r3, #3
 8004a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	021b      	lsls	r3, r3, #8
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a28      	ldr	r2, [pc, #160]	@ (8004b3c <TIM_OC3_SetConfig+0xfc>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d003      	beq.n	8004aa6 <TIM_OC3_SetConfig+0x66>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a27      	ldr	r2, [pc, #156]	@ (8004b40 <TIM_OC3_SetConfig+0x100>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d10d      	bne.n	8004ac2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004aac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	021b      	lsls	r3, r3, #8
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ac0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8004b3c <TIM_OC3_SetConfig+0xfc>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d00f      	beq.n	8004aea <TIM_OC3_SetConfig+0xaa>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a1c      	ldr	r2, [pc, #112]	@ (8004b40 <TIM_OC3_SetConfig+0x100>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00b      	beq.n	8004aea <TIM_OC3_SetConfig+0xaa>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b44 <TIM_OC3_SetConfig+0x104>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d007      	beq.n	8004aea <TIM_OC3_SetConfig+0xaa>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a1a      	ldr	r2, [pc, #104]	@ (8004b48 <TIM_OC3_SetConfig+0x108>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d003      	beq.n	8004aea <TIM_OC3_SetConfig+0xaa>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a19      	ldr	r2, [pc, #100]	@ (8004b4c <TIM_OC3_SetConfig+0x10c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d113      	bne.n	8004b12 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	621a      	str	r2, [r3, #32]
}
 8004b2c:	bf00      	nop
 8004b2e:	371c      	adds	r7, #28
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	fffeff8f 	.word	0xfffeff8f
 8004b3c:	40010000 	.word	0x40010000
 8004b40:	40010400 	.word	0x40010400
 8004b44:	40014000 	.word	0x40014000
 8004b48:	40014400 	.word	0x40014400
 8004b4c:	40014800 	.word	0x40014800

08004b50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4b24      	ldr	r3, [pc, #144]	@ (8004c0c <TIM_OC4_SetConfig+0xbc>)
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	031b      	lsls	r3, r3, #12
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a19      	ldr	r2, [pc, #100]	@ (8004c10 <TIM_OC4_SetConfig+0xc0>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00f      	beq.n	8004bd0 <TIM_OC4_SetConfig+0x80>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a18      	ldr	r2, [pc, #96]	@ (8004c14 <TIM_OC4_SetConfig+0xc4>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00b      	beq.n	8004bd0 <TIM_OC4_SetConfig+0x80>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a17      	ldr	r2, [pc, #92]	@ (8004c18 <TIM_OC4_SetConfig+0xc8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d007      	beq.n	8004bd0 <TIM_OC4_SetConfig+0x80>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a16      	ldr	r2, [pc, #88]	@ (8004c1c <TIM_OC4_SetConfig+0xcc>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_OC4_SetConfig+0x80>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a15      	ldr	r2, [pc, #84]	@ (8004c20 <TIM_OC4_SetConfig+0xd0>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d109      	bne.n	8004be4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	019b      	lsls	r3, r3, #6
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	621a      	str	r2, [r3, #32]
}
 8004bfe:	bf00      	nop
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	feff8fff 	.word	0xfeff8fff
 8004c10:	40010000 	.word	0x40010000
 8004c14:	40010400 	.word	0x40010400
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40014400 	.word	0x40014400
 8004c20:	40014800 	.word	0x40014800

08004c24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4b21      	ldr	r3, [pc, #132]	@ (8004cd4 <TIM_OC5_SetConfig+0xb0>)
 8004c50:	4013      	ands	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	041b      	lsls	r3, r3, #16
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a18      	ldr	r2, [pc, #96]	@ (8004cd8 <TIM_OC5_SetConfig+0xb4>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00f      	beq.n	8004c9a <TIM_OC5_SetConfig+0x76>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a17      	ldr	r2, [pc, #92]	@ (8004cdc <TIM_OC5_SetConfig+0xb8>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d00b      	beq.n	8004c9a <TIM_OC5_SetConfig+0x76>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a16      	ldr	r2, [pc, #88]	@ (8004ce0 <TIM_OC5_SetConfig+0xbc>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d007      	beq.n	8004c9a <TIM_OC5_SetConfig+0x76>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a15      	ldr	r2, [pc, #84]	@ (8004ce4 <TIM_OC5_SetConfig+0xc0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d003      	beq.n	8004c9a <TIM_OC5_SetConfig+0x76>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a14      	ldr	r2, [pc, #80]	@ (8004ce8 <TIM_OC5_SetConfig+0xc4>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d109      	bne.n	8004cae <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	695b      	ldr	r3, [r3, #20]
 8004ca6:	021b      	lsls	r3, r3, #8
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	621a      	str	r2, [r3, #32]
}
 8004cc8:	bf00      	nop
 8004cca:	371c      	adds	r7, #28
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	fffeff8f 	.word	0xfffeff8f
 8004cd8:	40010000 	.word	0x40010000
 8004cdc:	40010400 	.word	0x40010400
 8004ce0:	40014000 	.word	0x40014000
 8004ce4:	40014400 	.word	0x40014400
 8004ce8:	40014800 	.word	0x40014800

08004cec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b087      	sub	sp, #28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4b22      	ldr	r3, [pc, #136]	@ (8004da0 <TIM_OC6_SetConfig+0xb4>)
 8004d18:	4013      	ands	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	021b      	lsls	r3, r3, #8
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	051b      	lsls	r3, r3, #20
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a19      	ldr	r2, [pc, #100]	@ (8004da4 <TIM_OC6_SetConfig+0xb8>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d00f      	beq.n	8004d64 <TIM_OC6_SetConfig+0x78>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a18      	ldr	r2, [pc, #96]	@ (8004da8 <TIM_OC6_SetConfig+0xbc>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d00b      	beq.n	8004d64 <TIM_OC6_SetConfig+0x78>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a17      	ldr	r2, [pc, #92]	@ (8004dac <TIM_OC6_SetConfig+0xc0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d007      	beq.n	8004d64 <TIM_OC6_SetConfig+0x78>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a16      	ldr	r2, [pc, #88]	@ (8004db0 <TIM_OC6_SetConfig+0xc4>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d003      	beq.n	8004d64 <TIM_OC6_SetConfig+0x78>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a15      	ldr	r2, [pc, #84]	@ (8004db4 <TIM_OC6_SetConfig+0xc8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d109      	bne.n	8004d78 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	029b      	lsls	r3, r3, #10
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	621a      	str	r2, [r3, #32]
}
 8004d92:	bf00      	nop
 8004d94:	371c      	adds	r7, #28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	feff8fff 	.word	0xfeff8fff
 8004da4:	40010000 	.word	0x40010000
 8004da8:	40010400 	.word	0x40010400
 8004dac:	40014000 	.word	0x40014000
 8004db0:	40014400 	.word	0x40014400
 8004db4:	40014800 	.word	0x40014800

08004db8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b087      	sub	sp, #28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	f023 0201 	bic.w	r2, r3, #1
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4a28      	ldr	r2, [pc, #160]	@ (8004e84 <TIM_TI1_SetConfig+0xcc>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d01b      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dec:	d017      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	4a25      	ldr	r2, [pc, #148]	@ (8004e88 <TIM_TI1_SetConfig+0xd0>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d013      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	4a24      	ldr	r2, [pc, #144]	@ (8004e8c <TIM_TI1_SetConfig+0xd4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00f      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	4a23      	ldr	r2, [pc, #140]	@ (8004e90 <TIM_TI1_SetConfig+0xd8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d00b      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	4a22      	ldr	r2, [pc, #136]	@ (8004e94 <TIM_TI1_SetConfig+0xdc>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d007      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4a21      	ldr	r2, [pc, #132]	@ (8004e98 <TIM_TI1_SetConfig+0xe0>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d003      	beq.n	8004e1e <TIM_TI1_SetConfig+0x66>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4a20      	ldr	r2, [pc, #128]	@ (8004e9c <TIM_TI1_SetConfig+0xe4>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d101      	bne.n	8004e22 <TIM_TI1_SetConfig+0x6a>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e000      	b.n	8004e24 <TIM_TI1_SetConfig+0x6c>
 8004e22:	2300      	movs	r3, #0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f023 0303 	bic.w	r3, r3, #3
 8004e2e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]
 8004e38:	e003      	b.n	8004e42 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f043 0301 	orr.w	r3, r3, #1
 8004e40:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f023 030a 	bic.w	r3, r3, #10
 8004e5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f003 030a 	and.w	r3, r3, #10
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	40010000 	.word	0x40010000
 8004e88:	40000400 	.word	0x40000400
 8004e8c:	40000800 	.word	0x40000800
 8004e90:	40000c00 	.word	0x40000c00
 8004e94:	40010400 	.word	0x40010400
 8004e98:	40001800 	.word	0x40001800
 8004e9c:	40014000 	.word	0x40014000

08004ea0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b087      	sub	sp, #28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	f023 0201 	bic.w	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004eca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f023 030a 	bic.w	r3, r3, #10
 8004edc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	621a      	str	r2, [r3, #32]
}
 8004ef2:	bf00      	nop
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr

08004efe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b087      	sub	sp, #28
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	607a      	str	r2, [r7, #4]
 8004f0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	f023 0210 	bic.w	r2, r3, #16
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	021b      	lsls	r3, r3, #8
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	031b      	lsls	r3, r3, #12
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f50:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	011b      	lsls	r3, r3, #4
 8004f56:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	621a      	str	r2, [r3, #32]
}
 8004f6c:	bf00      	nop
 8004f6e:	371c      	adds	r7, #28
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b087      	sub	sp, #28
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	f023 0210 	bic.w	r2, r3, #16
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	031b      	lsls	r3, r3, #12
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fb4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	697a      	ldr	r2, [r7, #20]
 8004fca:	621a      	str	r2, [r3, #32]
}
 8004fcc:	bf00      	nop
 8004fce:	371c      	adds	r7, #28
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	69db      	ldr	r3, [r3, #28]
 8004ffc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f023 0303 	bic.w	r3, r3, #3
 8005004:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4313      	orrs	r3, r2
 800500c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005014:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	011b      	lsls	r3, r3, #4
 800501a:	b2db      	uxtb	r3, r3
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005028:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	621a      	str	r2, [r3, #32]
}
 8005044:	bf00      	nop
 8005046:	371c      	adds	r7, #28
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800507c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	021b      	lsls	r3, r3, #8
 8005082:	693a      	ldr	r2, [r7, #16]
 8005084:	4313      	orrs	r3, r2
 8005086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800508e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	031b      	lsls	r3, r3, #12
 8005094:	b29b      	uxth	r3, r3
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	4313      	orrs	r3, r2
 800509a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80050a2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	031b      	lsls	r3, r3, #12
 80050a8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	621a      	str	r2, [r3, #32]
}
 80050be:	bf00      	nop
 80050c0:	371c      	adds	r7, #28
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr
	...

080050cc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	4b09      	ldr	r3, [pc, #36]	@ (8005104 <TIM_ITRx_SetConfig+0x38>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f043 0307 	orr.w	r3, r3, #7
 80050ee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	609a      	str	r2, [r3, #8]
}
 80050f6:	bf00      	nop
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	ffcfff8f 	.word	0xffcfff8f

08005108 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005108:	b480      	push	{r7}
 800510a:	b087      	sub	sp, #28
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005122:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	021a      	lsls	r2, r3, #8
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	431a      	orrs	r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4313      	orrs	r3, r2
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	609a      	str	r2, [r3, #8]
}
 800513c:	bf00      	nop
 800513e:	371c      	adds	r7, #28
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005148:	b480      	push	{r7}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	f003 031f 	and.w	r3, r3, #31
 800515a:	2201      	movs	r2, #1
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1a      	ldr	r2, [r3, #32]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	43db      	mvns	r3, r3
 800516a:	401a      	ands	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6a1a      	ldr	r2, [r3, #32]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f003 031f 	and.w	r3, r3, #31
 800517a:	6879      	ldr	r1, [r7, #4]
 800517c:	fa01 f303 	lsl.w	r3, r1, r3
 8005180:	431a      	orrs	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	621a      	str	r2, [r3, #32]
}
 8005186:	bf00      	nop
 8005188:	371c      	adds	r7, #28
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
	...

08005194 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051a8:	2302      	movs	r3, #2
 80051aa:	e06d      	b.n	8005288 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a30      	ldr	r2, [pc, #192]	@ (8005294 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a2f      	ldr	r2, [pc, #188]	@ (8005298 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d108      	bne.n	80051f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80051e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	4313      	orrs	r3, r2
 8005202:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a20      	ldr	r2, [pc, #128]	@ (8005294 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d022      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800521e:	d01d      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a1d      	ldr	r2, [pc, #116]	@ (800529c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d018      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a1c      	ldr	r2, [pc, #112]	@ (80052a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d013      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a1a      	ldr	r2, [pc, #104]	@ (80052a4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d00e      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a15      	ldr	r2, [pc, #84]	@ (8005298 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d009      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a16      	ldr	r2, [pc, #88]	@ (80052a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d004      	beq.n	800525c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a15      	ldr	r2, [pc, #84]	@ (80052ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d10c      	bne.n	8005276 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005262:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	4313      	orrs	r3, r2
 800526c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3714      	adds	r7, #20
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	40010000 	.word	0x40010000
 8005298:	40010400 	.word	0x40010400
 800529c:	40000400 	.word	0x40000400
 80052a0:	40000800 	.word	0x40000800
 80052a4:	40000c00 	.word	0x40000c00
 80052a8:	40001800 	.word	0x40001800
 80052ac:	40014000 	.word	0x40014000

080052b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e042      	b.n	8005384 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005304:	2b00      	cmp	r3, #0
 8005306:	d106      	bne.n	8005316 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f83b 	bl	800538c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2224      	movs	r2, #36	@ 0x24
 800531a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 0201 	bic.w	r2, r2, #1
 800532c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005332:	2b00      	cmp	r3, #0
 8005334:	d002      	beq.n	800533c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fe28 	bl	8005f8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f8bd 	bl	80054bc <UART_SetConfig>
 8005342:	4603      	mov	r3, r0
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e01b      	b.n	8005384 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800535a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800536a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f042 0201 	orr.w	r2, r2, #1
 800537a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 fea7 	bl	80060d0 <UART_CheckIdleState>
 8005382:	4603      	mov	r3, r0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08a      	sub	sp, #40	@ 0x28
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b6:	2b20      	cmp	r3, #32
 80053b8:	d17b      	bne.n	80054b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d002      	beq.n	80053c6 <HAL_UART_Transmit+0x26>
 80053c0:	88fb      	ldrh	r3, [r7, #6]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e074      	b.n	80054b4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2221      	movs	r2, #33	@ 0x21
 80053d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053da:	f7fc fb1d 	bl	8001a18 <HAL_GetTick>
 80053de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	88fa      	ldrh	r2, [r7, #6]
 80053e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	88fa      	ldrh	r2, [r7, #6]
 80053ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053f8:	d108      	bne.n	800540c <HAL_UART_Transmit+0x6c>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d104      	bne.n	800540c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005402:	2300      	movs	r3, #0
 8005404:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	61bb      	str	r3, [r7, #24]
 800540a:	e003      	b.n	8005414 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005410:	2300      	movs	r3, #0
 8005412:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005414:	e030      	b.n	8005478 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2200      	movs	r2, #0
 800541e:	2180      	movs	r1, #128	@ 0x80
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 feff 	bl	8006224 <UART_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2220      	movs	r2, #32
 8005430:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e03d      	b.n	80054b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10b      	bne.n	8005456 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	881b      	ldrh	r3, [r3, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800544c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	3302      	adds	r3, #2
 8005452:	61bb      	str	r3, [r7, #24]
 8005454:	e007      	b.n	8005466 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	781a      	ldrb	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	3301      	adds	r3, #1
 8005464:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800546c:	b29b      	uxth	r3, r3
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800547e:	b29b      	uxth	r3, r3
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1c8      	bne.n	8005416 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2200      	movs	r2, #0
 800548c:	2140      	movs	r1, #64	@ 0x40
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 fec8 	bl	8006224 <UART_WaitOnFlagUntilTimeout>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d005      	beq.n	80054a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e006      	b.n	80054b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80054ae:	2300      	movs	r3, #0
 80054b0:	e000      	b.n	80054b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80054b2:	2302      	movs	r3, #2
  }
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3720      	adds	r7, #32
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054c0:	b092      	sub	sp, #72	@ 0x48
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054c6:	2300      	movs	r3, #0
 80054c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	431a      	orrs	r2, r3
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	431a      	orrs	r2, r3
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	69db      	ldr	r3, [r3, #28]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	4bbe      	ldr	r3, [pc, #760]	@ (80057e4 <UART_SetConfig+0x328>)
 80054ec:	4013      	ands	r3, r2
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	6812      	ldr	r2, [r2, #0]
 80054f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80054f4:	430b      	orrs	r3, r1
 80054f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	68da      	ldr	r2, [r3, #12]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4ab3      	ldr	r2, [pc, #716]	@ (80057e8 <UART_SetConfig+0x32c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d004      	beq.n	8005528 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005524:	4313      	orrs	r3, r2
 8005526:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	4baf      	ldr	r3, [pc, #700]	@ (80057ec <UART_SetConfig+0x330>)
 8005530:	4013      	ands	r3, r2
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005538:	430b      	orrs	r3, r1
 800553a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005542:	f023 010f 	bic.w	r1, r3, #15
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4aa6      	ldr	r2, [pc, #664]	@ (80057f0 <UART_SetConfig+0x334>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d177      	bne.n	800564c <UART_SetConfig+0x190>
 800555c:	4ba5      	ldr	r3, [pc, #660]	@ (80057f4 <UART_SetConfig+0x338>)
 800555e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005560:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005564:	2b28      	cmp	r3, #40	@ 0x28
 8005566:	d86d      	bhi.n	8005644 <UART_SetConfig+0x188>
 8005568:	a201      	add	r2, pc, #4	@ (adr r2, 8005570 <UART_SetConfig+0xb4>)
 800556a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556e:	bf00      	nop
 8005570:	08005615 	.word	0x08005615
 8005574:	08005645 	.word	0x08005645
 8005578:	08005645 	.word	0x08005645
 800557c:	08005645 	.word	0x08005645
 8005580:	08005645 	.word	0x08005645
 8005584:	08005645 	.word	0x08005645
 8005588:	08005645 	.word	0x08005645
 800558c:	08005645 	.word	0x08005645
 8005590:	0800561d 	.word	0x0800561d
 8005594:	08005645 	.word	0x08005645
 8005598:	08005645 	.word	0x08005645
 800559c:	08005645 	.word	0x08005645
 80055a0:	08005645 	.word	0x08005645
 80055a4:	08005645 	.word	0x08005645
 80055a8:	08005645 	.word	0x08005645
 80055ac:	08005645 	.word	0x08005645
 80055b0:	08005625 	.word	0x08005625
 80055b4:	08005645 	.word	0x08005645
 80055b8:	08005645 	.word	0x08005645
 80055bc:	08005645 	.word	0x08005645
 80055c0:	08005645 	.word	0x08005645
 80055c4:	08005645 	.word	0x08005645
 80055c8:	08005645 	.word	0x08005645
 80055cc:	08005645 	.word	0x08005645
 80055d0:	0800562d 	.word	0x0800562d
 80055d4:	08005645 	.word	0x08005645
 80055d8:	08005645 	.word	0x08005645
 80055dc:	08005645 	.word	0x08005645
 80055e0:	08005645 	.word	0x08005645
 80055e4:	08005645 	.word	0x08005645
 80055e8:	08005645 	.word	0x08005645
 80055ec:	08005645 	.word	0x08005645
 80055f0:	08005635 	.word	0x08005635
 80055f4:	08005645 	.word	0x08005645
 80055f8:	08005645 	.word	0x08005645
 80055fc:	08005645 	.word	0x08005645
 8005600:	08005645 	.word	0x08005645
 8005604:	08005645 	.word	0x08005645
 8005608:	08005645 	.word	0x08005645
 800560c:	08005645 	.word	0x08005645
 8005610:	0800563d 	.word	0x0800563d
 8005614:	2301      	movs	r3, #1
 8005616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800561a:	e222      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800561c:	2304      	movs	r3, #4
 800561e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005622:	e21e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005624:	2308      	movs	r3, #8
 8005626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800562a:	e21a      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800562c:	2310      	movs	r3, #16
 800562e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005632:	e216      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005634:	2320      	movs	r3, #32
 8005636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563a:	e212      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800563c:	2340      	movs	r3, #64	@ 0x40
 800563e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005642:	e20e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005644:	2380      	movs	r3, #128	@ 0x80
 8005646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800564a:	e20a      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a69      	ldr	r2, [pc, #420]	@ (80057f8 <UART_SetConfig+0x33c>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d130      	bne.n	80056b8 <UART_SetConfig+0x1fc>
 8005656:	4b67      	ldr	r3, [pc, #412]	@ (80057f4 <UART_SetConfig+0x338>)
 8005658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	2b05      	cmp	r3, #5
 8005660:	d826      	bhi.n	80056b0 <UART_SetConfig+0x1f4>
 8005662:	a201      	add	r2, pc, #4	@ (adr r2, 8005668 <UART_SetConfig+0x1ac>)
 8005664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005668:	08005681 	.word	0x08005681
 800566c:	08005689 	.word	0x08005689
 8005670:	08005691 	.word	0x08005691
 8005674:	08005699 	.word	0x08005699
 8005678:	080056a1 	.word	0x080056a1
 800567c:	080056a9 	.word	0x080056a9
 8005680:	2300      	movs	r3, #0
 8005682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005686:	e1ec      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005688:	2304      	movs	r3, #4
 800568a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800568e:	e1e8      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005690:	2308      	movs	r3, #8
 8005692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005696:	e1e4      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005698:	2310      	movs	r3, #16
 800569a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800569e:	e1e0      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80056a0:	2320      	movs	r3, #32
 80056a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056a6:	e1dc      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80056a8:	2340      	movs	r3, #64	@ 0x40
 80056aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ae:	e1d8      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80056b0:	2380      	movs	r3, #128	@ 0x80
 80056b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056b6:	e1d4      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a4f      	ldr	r2, [pc, #316]	@ (80057fc <UART_SetConfig+0x340>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d130      	bne.n	8005724 <UART_SetConfig+0x268>
 80056c2:	4b4c      	ldr	r3, [pc, #304]	@ (80057f4 <UART_SetConfig+0x338>)
 80056c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	2b05      	cmp	r3, #5
 80056cc:	d826      	bhi.n	800571c <UART_SetConfig+0x260>
 80056ce:	a201      	add	r2, pc, #4	@ (adr r2, 80056d4 <UART_SetConfig+0x218>)
 80056d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d4:	080056ed 	.word	0x080056ed
 80056d8:	080056f5 	.word	0x080056f5
 80056dc:	080056fd 	.word	0x080056fd
 80056e0:	08005705 	.word	0x08005705
 80056e4:	0800570d 	.word	0x0800570d
 80056e8:	08005715 	.word	0x08005715
 80056ec:	2300      	movs	r3, #0
 80056ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056f2:	e1b6      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80056f4:	2304      	movs	r3, #4
 80056f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056fa:	e1b2      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80056fc:	2308      	movs	r3, #8
 80056fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005702:	e1ae      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005704:	2310      	movs	r3, #16
 8005706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800570a:	e1aa      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800570c:	2320      	movs	r3, #32
 800570e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005712:	e1a6      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005714:	2340      	movs	r3, #64	@ 0x40
 8005716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800571a:	e1a2      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800571c:	2380      	movs	r3, #128	@ 0x80
 800571e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005722:	e19e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a35      	ldr	r2, [pc, #212]	@ (8005800 <UART_SetConfig+0x344>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d130      	bne.n	8005790 <UART_SetConfig+0x2d4>
 800572e:	4b31      	ldr	r3, [pc, #196]	@ (80057f4 <UART_SetConfig+0x338>)
 8005730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	2b05      	cmp	r3, #5
 8005738:	d826      	bhi.n	8005788 <UART_SetConfig+0x2cc>
 800573a:	a201      	add	r2, pc, #4	@ (adr r2, 8005740 <UART_SetConfig+0x284>)
 800573c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005740:	08005759 	.word	0x08005759
 8005744:	08005761 	.word	0x08005761
 8005748:	08005769 	.word	0x08005769
 800574c:	08005771 	.word	0x08005771
 8005750:	08005779 	.word	0x08005779
 8005754:	08005781 	.word	0x08005781
 8005758:	2300      	movs	r3, #0
 800575a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800575e:	e180      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005760:	2304      	movs	r3, #4
 8005762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005766:	e17c      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005768:	2308      	movs	r3, #8
 800576a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800576e:	e178      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005770:	2310      	movs	r3, #16
 8005772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005776:	e174      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005778:	2320      	movs	r3, #32
 800577a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800577e:	e170      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005780:	2340      	movs	r3, #64	@ 0x40
 8005782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005786:	e16c      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005788:	2380      	movs	r3, #128	@ 0x80
 800578a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578e:	e168      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a1b      	ldr	r2, [pc, #108]	@ (8005804 <UART_SetConfig+0x348>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d142      	bne.n	8005820 <UART_SetConfig+0x364>
 800579a:	4b16      	ldr	r3, [pc, #88]	@ (80057f4 <UART_SetConfig+0x338>)
 800579c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800579e:	f003 0307 	and.w	r3, r3, #7
 80057a2:	2b05      	cmp	r3, #5
 80057a4:	d838      	bhi.n	8005818 <UART_SetConfig+0x35c>
 80057a6:	a201      	add	r2, pc, #4	@ (adr r2, 80057ac <UART_SetConfig+0x2f0>)
 80057a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ac:	080057c5 	.word	0x080057c5
 80057b0:	080057cd 	.word	0x080057cd
 80057b4:	080057d5 	.word	0x080057d5
 80057b8:	080057dd 	.word	0x080057dd
 80057bc:	08005809 	.word	0x08005809
 80057c0:	08005811 	.word	0x08005811
 80057c4:	2300      	movs	r3, #0
 80057c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ca:	e14a      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80057cc:	2304      	movs	r3, #4
 80057ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057d2:	e146      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80057d4:	2308      	movs	r3, #8
 80057d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057da:	e142      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80057dc:	2310      	movs	r3, #16
 80057de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057e2:	e13e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80057e4:	cfff69f3 	.word	0xcfff69f3
 80057e8:	58000c00 	.word	0x58000c00
 80057ec:	11fff4ff 	.word	0x11fff4ff
 80057f0:	40011000 	.word	0x40011000
 80057f4:	58024400 	.word	0x58024400
 80057f8:	40004400 	.word	0x40004400
 80057fc:	40004800 	.word	0x40004800
 8005800:	40004c00 	.word	0x40004c00
 8005804:	40005000 	.word	0x40005000
 8005808:	2320      	movs	r3, #32
 800580a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800580e:	e128      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005810:	2340      	movs	r3, #64	@ 0x40
 8005812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005816:	e124      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005818:	2380      	movs	r3, #128	@ 0x80
 800581a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800581e:	e120      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4acb      	ldr	r2, [pc, #812]	@ (8005b54 <UART_SetConfig+0x698>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d176      	bne.n	8005918 <UART_SetConfig+0x45c>
 800582a:	4bcb      	ldr	r3, [pc, #812]	@ (8005b58 <UART_SetConfig+0x69c>)
 800582c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005832:	2b28      	cmp	r3, #40	@ 0x28
 8005834:	d86c      	bhi.n	8005910 <UART_SetConfig+0x454>
 8005836:	a201      	add	r2, pc, #4	@ (adr r2, 800583c <UART_SetConfig+0x380>)
 8005838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583c:	080058e1 	.word	0x080058e1
 8005840:	08005911 	.word	0x08005911
 8005844:	08005911 	.word	0x08005911
 8005848:	08005911 	.word	0x08005911
 800584c:	08005911 	.word	0x08005911
 8005850:	08005911 	.word	0x08005911
 8005854:	08005911 	.word	0x08005911
 8005858:	08005911 	.word	0x08005911
 800585c:	080058e9 	.word	0x080058e9
 8005860:	08005911 	.word	0x08005911
 8005864:	08005911 	.word	0x08005911
 8005868:	08005911 	.word	0x08005911
 800586c:	08005911 	.word	0x08005911
 8005870:	08005911 	.word	0x08005911
 8005874:	08005911 	.word	0x08005911
 8005878:	08005911 	.word	0x08005911
 800587c:	080058f1 	.word	0x080058f1
 8005880:	08005911 	.word	0x08005911
 8005884:	08005911 	.word	0x08005911
 8005888:	08005911 	.word	0x08005911
 800588c:	08005911 	.word	0x08005911
 8005890:	08005911 	.word	0x08005911
 8005894:	08005911 	.word	0x08005911
 8005898:	08005911 	.word	0x08005911
 800589c:	080058f9 	.word	0x080058f9
 80058a0:	08005911 	.word	0x08005911
 80058a4:	08005911 	.word	0x08005911
 80058a8:	08005911 	.word	0x08005911
 80058ac:	08005911 	.word	0x08005911
 80058b0:	08005911 	.word	0x08005911
 80058b4:	08005911 	.word	0x08005911
 80058b8:	08005911 	.word	0x08005911
 80058bc:	08005901 	.word	0x08005901
 80058c0:	08005911 	.word	0x08005911
 80058c4:	08005911 	.word	0x08005911
 80058c8:	08005911 	.word	0x08005911
 80058cc:	08005911 	.word	0x08005911
 80058d0:	08005911 	.word	0x08005911
 80058d4:	08005911 	.word	0x08005911
 80058d8:	08005911 	.word	0x08005911
 80058dc:	08005909 	.word	0x08005909
 80058e0:	2301      	movs	r3, #1
 80058e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058e6:	e0bc      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80058e8:	2304      	movs	r3, #4
 80058ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ee:	e0b8      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80058f0:	2308      	movs	r3, #8
 80058f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058f6:	e0b4      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80058f8:	2310      	movs	r3, #16
 80058fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058fe:	e0b0      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005900:	2320      	movs	r3, #32
 8005902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005906:	e0ac      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005908:	2340      	movs	r3, #64	@ 0x40
 800590a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800590e:	e0a8      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005910:	2380      	movs	r3, #128	@ 0x80
 8005912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005916:	e0a4      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a8f      	ldr	r2, [pc, #572]	@ (8005b5c <UART_SetConfig+0x6a0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d130      	bne.n	8005984 <UART_SetConfig+0x4c8>
 8005922:	4b8d      	ldr	r3, [pc, #564]	@ (8005b58 <UART_SetConfig+0x69c>)
 8005924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005926:	f003 0307 	and.w	r3, r3, #7
 800592a:	2b05      	cmp	r3, #5
 800592c:	d826      	bhi.n	800597c <UART_SetConfig+0x4c0>
 800592e:	a201      	add	r2, pc, #4	@ (adr r2, 8005934 <UART_SetConfig+0x478>)
 8005930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005934:	0800594d 	.word	0x0800594d
 8005938:	08005955 	.word	0x08005955
 800593c:	0800595d 	.word	0x0800595d
 8005940:	08005965 	.word	0x08005965
 8005944:	0800596d 	.word	0x0800596d
 8005948:	08005975 	.word	0x08005975
 800594c:	2300      	movs	r3, #0
 800594e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005952:	e086      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005954:	2304      	movs	r3, #4
 8005956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800595a:	e082      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800595c:	2308      	movs	r3, #8
 800595e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005962:	e07e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005964:	2310      	movs	r3, #16
 8005966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800596a:	e07a      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800596c:	2320      	movs	r3, #32
 800596e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005972:	e076      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005974:	2340      	movs	r3, #64	@ 0x40
 8005976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800597a:	e072      	b.n	8005a62 <UART_SetConfig+0x5a6>
 800597c:	2380      	movs	r3, #128	@ 0x80
 800597e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005982:	e06e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a75      	ldr	r2, [pc, #468]	@ (8005b60 <UART_SetConfig+0x6a4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d130      	bne.n	80059f0 <UART_SetConfig+0x534>
 800598e:	4b72      	ldr	r3, [pc, #456]	@ (8005b58 <UART_SetConfig+0x69c>)
 8005990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005992:	f003 0307 	and.w	r3, r3, #7
 8005996:	2b05      	cmp	r3, #5
 8005998:	d826      	bhi.n	80059e8 <UART_SetConfig+0x52c>
 800599a:	a201      	add	r2, pc, #4	@ (adr r2, 80059a0 <UART_SetConfig+0x4e4>)
 800599c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a0:	080059b9 	.word	0x080059b9
 80059a4:	080059c1 	.word	0x080059c1
 80059a8:	080059c9 	.word	0x080059c9
 80059ac:	080059d1 	.word	0x080059d1
 80059b0:	080059d9 	.word	0x080059d9
 80059b4:	080059e1 	.word	0x080059e1
 80059b8:	2300      	movs	r3, #0
 80059ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059be:	e050      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059c0:	2304      	movs	r3, #4
 80059c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059c6:	e04c      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059c8:	2308      	movs	r3, #8
 80059ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ce:	e048      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059d0:	2310      	movs	r3, #16
 80059d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059d6:	e044      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059d8:	2320      	movs	r3, #32
 80059da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059de:	e040      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059e0:	2340      	movs	r3, #64	@ 0x40
 80059e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059e6:	e03c      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059e8:	2380      	movs	r3, #128	@ 0x80
 80059ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ee:	e038      	b.n	8005a62 <UART_SetConfig+0x5a6>
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a5b      	ldr	r2, [pc, #364]	@ (8005b64 <UART_SetConfig+0x6a8>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d130      	bne.n	8005a5c <UART_SetConfig+0x5a0>
 80059fa:	4b57      	ldr	r3, [pc, #348]	@ (8005b58 <UART_SetConfig+0x69c>)
 80059fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059fe:	f003 0307 	and.w	r3, r3, #7
 8005a02:	2b05      	cmp	r3, #5
 8005a04:	d826      	bhi.n	8005a54 <UART_SetConfig+0x598>
 8005a06:	a201      	add	r2, pc, #4	@ (adr r2, 8005a0c <UART_SetConfig+0x550>)
 8005a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0c:	08005a25 	.word	0x08005a25
 8005a10:	08005a2d 	.word	0x08005a2d
 8005a14:	08005a35 	.word	0x08005a35
 8005a18:	08005a3d 	.word	0x08005a3d
 8005a1c:	08005a45 	.word	0x08005a45
 8005a20:	08005a4d 	.word	0x08005a4d
 8005a24:	2302      	movs	r3, #2
 8005a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a2a:	e01a      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a2c:	2304      	movs	r3, #4
 8005a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a32:	e016      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a34:	2308      	movs	r3, #8
 8005a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a3a:	e012      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a3c:	2310      	movs	r3, #16
 8005a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a42:	e00e      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a44:	2320      	movs	r3, #32
 8005a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a4a:	e00a      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a4c:	2340      	movs	r3, #64	@ 0x40
 8005a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a52:	e006      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a54:	2380      	movs	r3, #128	@ 0x80
 8005a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a5a:	e002      	b.n	8005a62 <UART_SetConfig+0x5a6>
 8005a5c:	2380      	movs	r3, #128	@ 0x80
 8005a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a3f      	ldr	r2, [pc, #252]	@ (8005b64 <UART_SetConfig+0x6a8>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	f040 80f8 	bne.w	8005c5e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005a72:	2b20      	cmp	r3, #32
 8005a74:	dc46      	bgt.n	8005b04 <UART_SetConfig+0x648>
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	f2c0 8082 	blt.w	8005b80 <UART_SetConfig+0x6c4>
 8005a7c:	3b02      	subs	r3, #2
 8005a7e:	2b1e      	cmp	r3, #30
 8005a80:	d87e      	bhi.n	8005b80 <UART_SetConfig+0x6c4>
 8005a82:	a201      	add	r2, pc, #4	@ (adr r2, 8005a88 <UART_SetConfig+0x5cc>)
 8005a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a88:	08005b0b 	.word	0x08005b0b
 8005a8c:	08005b81 	.word	0x08005b81
 8005a90:	08005b13 	.word	0x08005b13
 8005a94:	08005b81 	.word	0x08005b81
 8005a98:	08005b81 	.word	0x08005b81
 8005a9c:	08005b81 	.word	0x08005b81
 8005aa0:	08005b23 	.word	0x08005b23
 8005aa4:	08005b81 	.word	0x08005b81
 8005aa8:	08005b81 	.word	0x08005b81
 8005aac:	08005b81 	.word	0x08005b81
 8005ab0:	08005b81 	.word	0x08005b81
 8005ab4:	08005b81 	.word	0x08005b81
 8005ab8:	08005b81 	.word	0x08005b81
 8005abc:	08005b81 	.word	0x08005b81
 8005ac0:	08005b33 	.word	0x08005b33
 8005ac4:	08005b81 	.word	0x08005b81
 8005ac8:	08005b81 	.word	0x08005b81
 8005acc:	08005b81 	.word	0x08005b81
 8005ad0:	08005b81 	.word	0x08005b81
 8005ad4:	08005b81 	.word	0x08005b81
 8005ad8:	08005b81 	.word	0x08005b81
 8005adc:	08005b81 	.word	0x08005b81
 8005ae0:	08005b81 	.word	0x08005b81
 8005ae4:	08005b81 	.word	0x08005b81
 8005ae8:	08005b81 	.word	0x08005b81
 8005aec:	08005b81 	.word	0x08005b81
 8005af0:	08005b81 	.word	0x08005b81
 8005af4:	08005b81 	.word	0x08005b81
 8005af8:	08005b81 	.word	0x08005b81
 8005afc:	08005b81 	.word	0x08005b81
 8005b00:	08005b73 	.word	0x08005b73
 8005b04:	2b40      	cmp	r3, #64	@ 0x40
 8005b06:	d037      	beq.n	8005b78 <UART_SetConfig+0x6bc>
 8005b08:	e03a      	b.n	8005b80 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005b0a:	f7fd fb8d 	bl	8003228 <HAL_RCCEx_GetD3PCLK1Freq>
 8005b0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005b10:	e03c      	b.n	8005b8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7fd fb9c 	bl	8003254 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b20:	e034      	b.n	8005b8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b22:	f107 0318 	add.w	r3, r7, #24
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fd fce8 	bl	80034fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b30:	e02c      	b.n	8005b8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b32:	4b09      	ldr	r3, [pc, #36]	@ (8005b58 <UART_SetConfig+0x69c>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0320 	and.w	r3, r3, #32
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d016      	beq.n	8005b6c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005b3e:	4b06      	ldr	r3, [pc, #24]	@ (8005b58 <UART_SetConfig+0x69c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	08db      	lsrs	r3, r3, #3
 8005b44:	f003 0303 	and.w	r3, r3, #3
 8005b48:	4a07      	ldr	r2, [pc, #28]	@ (8005b68 <UART_SetConfig+0x6ac>)
 8005b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b50:	e01c      	b.n	8005b8c <UART_SetConfig+0x6d0>
 8005b52:	bf00      	nop
 8005b54:	40011400 	.word	0x40011400
 8005b58:	58024400 	.word	0x58024400
 8005b5c:	40007800 	.word	0x40007800
 8005b60:	40007c00 	.word	0x40007c00
 8005b64:	58000c00 	.word	0x58000c00
 8005b68:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005b6c:	4b9d      	ldr	r3, [pc, #628]	@ (8005de4 <UART_SetConfig+0x928>)
 8005b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b70:	e00c      	b.n	8005b8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005b72:	4b9d      	ldr	r3, [pc, #628]	@ (8005de8 <UART_SetConfig+0x92c>)
 8005b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b76:	e009      	b.n	8005b8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b7e:	e005      	b.n	8005b8c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005b8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 81de 	beq.w	8005f50 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b98:	4a94      	ldr	r2, [pc, #592]	@ (8005dec <UART_SetConfig+0x930>)
 8005b9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ba6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	4613      	mov	r3, r2
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	4413      	add	r3, r2
 8005bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d305      	bcc.n	8005bc4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d903      	bls.n	8005bcc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005bca:	e1c1      	b.n	8005f50 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bce:	2200      	movs	r2, #0
 8005bd0:	60bb      	str	r3, [r7, #8]
 8005bd2:	60fa      	str	r2, [r7, #12]
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd8:	4a84      	ldr	r2, [pc, #528]	@ (8005dec <UART_SetConfig+0x930>)
 8005bda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	2200      	movs	r2, #0
 8005be2:	603b      	str	r3, [r7, #0]
 8005be4:	607a      	str	r2, [r7, #4]
 8005be6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005bee:	f7fa fbc7 	bl	8000380 <__aeabi_uldivmod>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4610      	mov	r0, r2
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	f04f 0200 	mov.w	r2, #0
 8005bfe:	f04f 0300 	mov.w	r3, #0
 8005c02:	020b      	lsls	r3, r1, #8
 8005c04:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005c08:	0202      	lsls	r2, r0, #8
 8005c0a:	6979      	ldr	r1, [r7, #20]
 8005c0c:	6849      	ldr	r1, [r1, #4]
 8005c0e:	0849      	lsrs	r1, r1, #1
 8005c10:	2000      	movs	r0, #0
 8005c12:	460c      	mov	r4, r1
 8005c14:	4605      	mov	r5, r0
 8005c16:	eb12 0804 	adds.w	r8, r2, r4
 8005c1a:	eb43 0905 	adc.w	r9, r3, r5
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	469a      	mov	sl, r3
 8005c26:	4693      	mov	fp, r2
 8005c28:	4652      	mov	r2, sl
 8005c2a:	465b      	mov	r3, fp
 8005c2c:	4640      	mov	r0, r8
 8005c2e:	4649      	mov	r1, r9
 8005c30:	f7fa fba6 	bl	8000380 <__aeabi_uldivmod>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	4613      	mov	r3, r2
 8005c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c42:	d308      	bcc.n	8005c56 <UART_SetConfig+0x79a>
 8005c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c4a:	d204      	bcs.n	8005c56 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c52:	60da      	str	r2, [r3, #12]
 8005c54:	e17c      	b.n	8005f50 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005c5c:	e178      	b.n	8005f50 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c66:	f040 80c5 	bne.w	8005df4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005c6a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005c6e:	2b20      	cmp	r3, #32
 8005c70:	dc48      	bgt.n	8005d04 <UART_SetConfig+0x848>
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	db7b      	blt.n	8005d6e <UART_SetConfig+0x8b2>
 8005c76:	2b20      	cmp	r3, #32
 8005c78:	d879      	bhi.n	8005d6e <UART_SetConfig+0x8b2>
 8005c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c80 <UART_SetConfig+0x7c4>)
 8005c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c80:	08005d0b 	.word	0x08005d0b
 8005c84:	08005d13 	.word	0x08005d13
 8005c88:	08005d6f 	.word	0x08005d6f
 8005c8c:	08005d6f 	.word	0x08005d6f
 8005c90:	08005d1b 	.word	0x08005d1b
 8005c94:	08005d6f 	.word	0x08005d6f
 8005c98:	08005d6f 	.word	0x08005d6f
 8005c9c:	08005d6f 	.word	0x08005d6f
 8005ca0:	08005d2b 	.word	0x08005d2b
 8005ca4:	08005d6f 	.word	0x08005d6f
 8005ca8:	08005d6f 	.word	0x08005d6f
 8005cac:	08005d6f 	.word	0x08005d6f
 8005cb0:	08005d6f 	.word	0x08005d6f
 8005cb4:	08005d6f 	.word	0x08005d6f
 8005cb8:	08005d6f 	.word	0x08005d6f
 8005cbc:	08005d6f 	.word	0x08005d6f
 8005cc0:	08005d3b 	.word	0x08005d3b
 8005cc4:	08005d6f 	.word	0x08005d6f
 8005cc8:	08005d6f 	.word	0x08005d6f
 8005ccc:	08005d6f 	.word	0x08005d6f
 8005cd0:	08005d6f 	.word	0x08005d6f
 8005cd4:	08005d6f 	.word	0x08005d6f
 8005cd8:	08005d6f 	.word	0x08005d6f
 8005cdc:	08005d6f 	.word	0x08005d6f
 8005ce0:	08005d6f 	.word	0x08005d6f
 8005ce4:	08005d6f 	.word	0x08005d6f
 8005ce8:	08005d6f 	.word	0x08005d6f
 8005cec:	08005d6f 	.word	0x08005d6f
 8005cf0:	08005d6f 	.word	0x08005d6f
 8005cf4:	08005d6f 	.word	0x08005d6f
 8005cf8:	08005d6f 	.word	0x08005d6f
 8005cfc:	08005d6f 	.word	0x08005d6f
 8005d00:	08005d61 	.word	0x08005d61
 8005d04:	2b40      	cmp	r3, #64	@ 0x40
 8005d06:	d02e      	beq.n	8005d66 <UART_SetConfig+0x8aa>
 8005d08:	e031      	b.n	8005d6e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d0a:	f7fd fa61 	bl	80031d0 <HAL_RCC_GetPCLK1Freq>
 8005d0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005d10:	e033      	b.n	8005d7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d12:	f7fd fa73 	bl	80031fc <HAL_RCC_GetPCLK2Freq>
 8005d16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005d18:	e02f      	b.n	8005d7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fd fa98 	bl	8003254 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d28:	e027      	b.n	8005d7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d2a:	f107 0318 	add.w	r3, r7, #24
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fd fbe4 	bl	80034fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d38:	e01f      	b.n	8005d7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8005df0 <UART_SetConfig+0x934>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0320 	and.w	r3, r3, #32
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d009      	beq.n	8005d5a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005d46:	4b2a      	ldr	r3, [pc, #168]	@ (8005df0 <UART_SetConfig+0x934>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	08db      	lsrs	r3, r3, #3
 8005d4c:	f003 0303 	and.w	r3, r3, #3
 8005d50:	4a24      	ldr	r2, [pc, #144]	@ (8005de4 <UART_SetConfig+0x928>)
 8005d52:	fa22 f303 	lsr.w	r3, r2, r3
 8005d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005d58:	e00f      	b.n	8005d7a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005d5a:	4b22      	ldr	r3, [pc, #136]	@ (8005de4 <UART_SetConfig+0x928>)
 8005d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d5e:	e00c      	b.n	8005d7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005d60:	4b21      	ldr	r3, [pc, #132]	@ (8005de8 <UART_SetConfig+0x92c>)
 8005d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d64:	e009      	b.n	8005d7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d6c:	e005      	b.n	8005d7a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005d78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f000 80e7 	beq.w	8005f50 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d86:	4a19      	ldr	r2, [pc, #100]	@ (8005dec <UART_SetConfig+0x930>)
 8005d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d90:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d94:	005a      	lsls	r2, r3, #1
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	085b      	lsrs	r3, r3, #1
 8005d9c:	441a      	add	r2, r3
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005daa:	2b0f      	cmp	r3, #15
 8005dac:	d916      	bls.n	8005ddc <UART_SetConfig+0x920>
 8005dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005db4:	d212      	bcs.n	8005ddc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	f023 030f 	bic.w	r3, r3, #15
 8005dbe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc2:	085b      	lsrs	r3, r3, #1
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	f003 0307 	and.w	r3, r3, #7
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005dd8:	60da      	str	r2, [r3, #12]
 8005dda:	e0b9      	b.n	8005f50 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005de2:	e0b5      	b.n	8005f50 <UART_SetConfig+0xa94>
 8005de4:	03d09000 	.word	0x03d09000
 8005de8:	003d0900 	.word	0x003d0900
 8005dec:	0800727c 	.word	0x0800727c
 8005df0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005df4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005df8:	2b20      	cmp	r3, #32
 8005dfa:	dc49      	bgt.n	8005e90 <UART_SetConfig+0x9d4>
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	db7c      	blt.n	8005efa <UART_SetConfig+0xa3e>
 8005e00:	2b20      	cmp	r3, #32
 8005e02:	d87a      	bhi.n	8005efa <UART_SetConfig+0xa3e>
 8005e04:	a201      	add	r2, pc, #4	@ (adr r2, 8005e0c <UART_SetConfig+0x950>)
 8005e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0a:	bf00      	nop
 8005e0c:	08005e97 	.word	0x08005e97
 8005e10:	08005e9f 	.word	0x08005e9f
 8005e14:	08005efb 	.word	0x08005efb
 8005e18:	08005efb 	.word	0x08005efb
 8005e1c:	08005ea7 	.word	0x08005ea7
 8005e20:	08005efb 	.word	0x08005efb
 8005e24:	08005efb 	.word	0x08005efb
 8005e28:	08005efb 	.word	0x08005efb
 8005e2c:	08005eb7 	.word	0x08005eb7
 8005e30:	08005efb 	.word	0x08005efb
 8005e34:	08005efb 	.word	0x08005efb
 8005e38:	08005efb 	.word	0x08005efb
 8005e3c:	08005efb 	.word	0x08005efb
 8005e40:	08005efb 	.word	0x08005efb
 8005e44:	08005efb 	.word	0x08005efb
 8005e48:	08005efb 	.word	0x08005efb
 8005e4c:	08005ec7 	.word	0x08005ec7
 8005e50:	08005efb 	.word	0x08005efb
 8005e54:	08005efb 	.word	0x08005efb
 8005e58:	08005efb 	.word	0x08005efb
 8005e5c:	08005efb 	.word	0x08005efb
 8005e60:	08005efb 	.word	0x08005efb
 8005e64:	08005efb 	.word	0x08005efb
 8005e68:	08005efb 	.word	0x08005efb
 8005e6c:	08005efb 	.word	0x08005efb
 8005e70:	08005efb 	.word	0x08005efb
 8005e74:	08005efb 	.word	0x08005efb
 8005e78:	08005efb 	.word	0x08005efb
 8005e7c:	08005efb 	.word	0x08005efb
 8005e80:	08005efb 	.word	0x08005efb
 8005e84:	08005efb 	.word	0x08005efb
 8005e88:	08005efb 	.word	0x08005efb
 8005e8c:	08005eed 	.word	0x08005eed
 8005e90:	2b40      	cmp	r3, #64	@ 0x40
 8005e92:	d02e      	beq.n	8005ef2 <UART_SetConfig+0xa36>
 8005e94:	e031      	b.n	8005efa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e96:	f7fd f99b 	bl	80031d0 <HAL_RCC_GetPCLK1Freq>
 8005e9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e9c:	e033      	b.n	8005f06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e9e:	f7fd f9ad 	bl	80031fc <HAL_RCC_GetPCLK2Freq>
 8005ea2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005ea4:	e02f      	b.n	8005f06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fd f9d2 	bl	8003254 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eb4:	e027      	b.n	8005f06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005eb6:	f107 0318 	add.w	r3, r7, #24
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7fd fb1e 	bl	80034fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ec4:	e01f      	b.n	8005f06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8005f7c <UART_SetConfig+0xac0>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0320 	and.w	r3, r3, #32
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d009      	beq.n	8005ee6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8005f7c <UART_SetConfig+0xac0>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	08db      	lsrs	r3, r3, #3
 8005ed8:	f003 0303 	and.w	r3, r3, #3
 8005edc:	4a28      	ldr	r2, [pc, #160]	@ (8005f80 <UART_SetConfig+0xac4>)
 8005ede:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ee4:	e00f      	b.n	8005f06 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005ee6:	4b26      	ldr	r3, [pc, #152]	@ (8005f80 <UART_SetConfig+0xac4>)
 8005ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eea:	e00c      	b.n	8005f06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005eec:	4b25      	ldr	r3, [pc, #148]	@ (8005f84 <UART_SetConfig+0xac8>)
 8005eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ef0:	e009      	b.n	8005f06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ef8:	e005      	b.n	8005f06 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005f04:	bf00      	nop
    }

    if (pclk != 0U)
 8005f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d021      	beq.n	8005f50 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f10:	4a1d      	ldr	r2, [pc, #116]	@ (8005f88 <UART_SetConfig+0xacc>)
 8005f12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f16:	461a      	mov	r2, r3
 8005f18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	085b      	lsrs	r3, r3, #1
 8005f24:	441a      	add	r2, r3
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f32:	2b0f      	cmp	r3, #15
 8005f34:	d909      	bls.n	8005f4a <UART_SetConfig+0xa8e>
 8005f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f3c:	d205      	bcs.n	8005f4a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	60da      	str	r2, [r3, #12]
 8005f48:	e002      	b.n	8005f50 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	2200      	movs	r2, #0
 8005f64:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005f6c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3748      	adds	r7, #72	@ 0x48
 8005f74:	46bd      	mov	sp, r7
 8005f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f7a:	bf00      	nop
 8005f7c:	58024400 	.word	0x58024400
 8005f80:	03d09000 	.word	0x03d09000
 8005f84:	003d0900 	.word	0x003d0900
 8005f88:	0800727c 	.word	0x0800727c

08005f8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00a      	beq.n	8005fb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00a      	beq.n	8005fd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fdc:	f003 0302 	and.w	r3, r3, #2
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00a      	beq.n	8005ffa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffe:	f003 0304 	and.w	r3, r3, #4
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00a      	beq.n	800601c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	430a      	orrs	r2, r1
 800601a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006020:	f003 0310 	and.w	r3, r3, #16
 8006024:	2b00      	cmp	r3, #0
 8006026:	d00a      	beq.n	800603e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	430a      	orrs	r2, r1
 800603c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006042:	f003 0320 	and.w	r3, r3, #32
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00a      	beq.n	8006060 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	430a      	orrs	r2, r1
 800605e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	d01a      	beq.n	80060a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	430a      	orrs	r2, r1
 8006080:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800608a:	d10a      	bne.n	80060a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00a      	beq.n	80060c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	605a      	str	r2, [r3, #4]
  }
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b098      	sub	sp, #96	@ 0x60
 80060d4:	af02      	add	r7, sp, #8
 80060d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060e0:	f7fb fc9a 	bl	8001a18 <HAL_GetTick>
 80060e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 0308 	and.w	r3, r3, #8
 80060f0:	2b08      	cmp	r3, #8
 80060f2:	d12f      	bne.n	8006154 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060fc:	2200      	movs	r2, #0
 80060fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 f88e 	bl	8006224 <UART_WaitOnFlagUntilTimeout>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d022      	beq.n	8006154 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006116:	e853 3f00 	ldrex	r3, [r3]
 800611a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800611c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800611e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006122:	653b      	str	r3, [r7, #80]	@ 0x50
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	461a      	mov	r2, r3
 800612a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800612c:	647b      	str	r3, [r7, #68]	@ 0x44
 800612e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006130:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006132:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006134:	e841 2300 	strex	r3, r2, [r1]
 8006138:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800613a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1e6      	bne.n	800610e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2220      	movs	r2, #32
 8006144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e063      	b.n	800621c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	2b04      	cmp	r3, #4
 8006160:	d149      	bne.n	80061f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006162:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006166:	9300      	str	r3, [sp, #0]
 8006168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800616a:	2200      	movs	r2, #0
 800616c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f857 	bl	8006224 <UART_WaitOnFlagUntilTimeout>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d03c      	beq.n	80061f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006184:	e853 3f00 	ldrex	r3, [r3]
 8006188:	623b      	str	r3, [r7, #32]
   return(result);
 800618a:	6a3b      	ldr	r3, [r7, #32]
 800618c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006190:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	461a      	mov	r2, r3
 8006198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800619a:	633b      	str	r3, [r7, #48]	@ 0x30
 800619c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061a2:	e841 2300 	strex	r3, r2, [r1]
 80061a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80061a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1e6      	bne.n	800617c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3308      	adds	r3, #8
 80061b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	e853 3f00 	ldrex	r3, [r3]
 80061bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f023 0301 	bic.w	r3, r3, #1
 80061c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	3308      	adds	r3, #8
 80061cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061ce:	61fa      	str	r2, [r7, #28]
 80061d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d2:	69b9      	ldr	r1, [r7, #24]
 80061d4:	69fa      	ldr	r2, [r7, #28]
 80061d6:	e841 2300 	strex	r3, r2, [r1]
 80061da:	617b      	str	r3, [r7, #20]
   return(result);
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1e5      	bne.n	80061ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061f2:	2303      	movs	r3, #3
 80061f4:	e012      	b.n	800621c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2220      	movs	r2, #32
 80061fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2220      	movs	r2, #32
 8006202:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3758      	adds	r7, #88	@ 0x58
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	603b      	str	r3, [r7, #0]
 8006230:	4613      	mov	r3, r2
 8006232:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006234:	e04f      	b.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623c:	d04b      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800623e:	f7fb fbeb 	bl	8001a18 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	429a      	cmp	r2, r3
 800624c:	d302      	bcc.n	8006254 <UART_WaitOnFlagUntilTimeout+0x30>
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d101      	bne.n	8006258 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006254:	2303      	movs	r3, #3
 8006256:	e04e      	b.n	80062f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0304 	and.w	r3, r3, #4
 8006262:	2b00      	cmp	r3, #0
 8006264:	d037      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2b80      	cmp	r3, #128	@ 0x80
 800626a:	d034      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	2b40      	cmp	r3, #64	@ 0x40
 8006270:	d031      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	f003 0308 	and.w	r3, r3, #8
 800627c:	2b08      	cmp	r3, #8
 800627e:	d110      	bne.n	80062a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2208      	movs	r2, #8
 8006286:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f839 	bl	8006300 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2208      	movs	r2, #8
 8006292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e029      	b.n	80062f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	69db      	ldr	r3, [r3, #28]
 80062a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062b0:	d111      	bne.n	80062d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 f81f 	bl	8006300 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	e00f      	b.n	80062f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	69da      	ldr	r2, [r3, #28]
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	4013      	ands	r3, r2
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	bf0c      	ite	eq
 80062e6:	2301      	moveq	r3, #1
 80062e8:	2300      	movne	r3, #0
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	461a      	mov	r2, r3
 80062ee:	79fb      	ldrb	r3, [r7, #7]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d0a0      	beq.n	8006236 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
	...

08006300 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006300:	b480      	push	{r7}
 8006302:	b095      	sub	sp, #84	@ 0x54
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006310:	e853 3f00 	ldrex	r3, [r3]
 8006314:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006318:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800631c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	461a      	mov	r2, r3
 8006324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006326:	643b      	str	r3, [r7, #64]	@ 0x40
 8006328:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800632c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1e6      	bne.n	8006308 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3308      	adds	r3, #8
 8006340:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	61fb      	str	r3, [r7, #28]
   return(result);
 800634a:	69fa      	ldr	r2, [r7, #28]
 800634c:	4b1e      	ldr	r3, [pc, #120]	@ (80063c8 <UART_EndRxTransfer+0xc8>)
 800634e:	4013      	ands	r3, r2
 8006350:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3308      	adds	r3, #8
 8006358:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800635a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006360:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e5      	bne.n	800633a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006372:	2b01      	cmp	r3, #1
 8006374:	d118      	bne.n	80063a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	e853 3f00 	ldrex	r3, [r3]
 8006382:	60bb      	str	r3, [r7, #8]
   return(result);
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f023 0310 	bic.w	r3, r3, #16
 800638a:	647b      	str	r3, [r7, #68]	@ 0x44
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	461a      	mov	r2, r3
 8006392:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006394:	61bb      	str	r3, [r7, #24]
 8006396:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006398:	6979      	ldr	r1, [r7, #20]
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	e841 2300 	strex	r3, r2, [r1]
 80063a0:	613b      	str	r3, [r7, #16]
   return(result);
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1e6      	bne.n	8006376 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2220      	movs	r2, #32
 80063ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80063bc:	bf00      	nop
 80063be:	3754      	adds	r7, #84	@ 0x54
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	effffffe 	.word	0xeffffffe

080063cc <std>:
 80063cc:	2300      	movs	r3, #0
 80063ce:	b510      	push	{r4, lr}
 80063d0:	4604      	mov	r4, r0
 80063d2:	e9c0 3300 	strd	r3, r3, [r0]
 80063d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063da:	6083      	str	r3, [r0, #8]
 80063dc:	8181      	strh	r1, [r0, #12]
 80063de:	6643      	str	r3, [r0, #100]	@ 0x64
 80063e0:	81c2      	strh	r2, [r0, #14]
 80063e2:	6183      	str	r3, [r0, #24]
 80063e4:	4619      	mov	r1, r3
 80063e6:	2208      	movs	r2, #8
 80063e8:	305c      	adds	r0, #92	@ 0x5c
 80063ea:	f000 f906 	bl	80065fa <memset>
 80063ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006424 <std+0x58>)
 80063f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80063f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006428 <std+0x5c>)
 80063f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063f6:	4b0d      	ldr	r3, [pc, #52]	@ (800642c <std+0x60>)
 80063f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006430 <std+0x64>)
 80063fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80063fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006434 <std+0x68>)
 8006400:	6224      	str	r4, [r4, #32]
 8006402:	429c      	cmp	r4, r3
 8006404:	d006      	beq.n	8006414 <std+0x48>
 8006406:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800640a:	4294      	cmp	r4, r2
 800640c:	d002      	beq.n	8006414 <std+0x48>
 800640e:	33d0      	adds	r3, #208	@ 0xd0
 8006410:	429c      	cmp	r4, r3
 8006412:	d105      	bne.n	8006420 <std+0x54>
 8006414:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800641c:	f000 b966 	b.w	80066ec <__retarget_lock_init_recursive>
 8006420:	bd10      	pop	{r4, pc}
 8006422:	bf00      	nop
 8006424:	08006575 	.word	0x08006575
 8006428:	08006597 	.word	0x08006597
 800642c:	080065cf 	.word	0x080065cf
 8006430:	080065f3 	.word	0x080065f3
 8006434:	24000278 	.word	0x24000278

08006438 <stdio_exit_handler>:
 8006438:	4a02      	ldr	r2, [pc, #8]	@ (8006444 <stdio_exit_handler+0xc>)
 800643a:	4903      	ldr	r1, [pc, #12]	@ (8006448 <stdio_exit_handler+0x10>)
 800643c:	4803      	ldr	r0, [pc, #12]	@ (800644c <stdio_exit_handler+0x14>)
 800643e:	f000 b869 	b.w	8006514 <_fwalk_sglue>
 8006442:	bf00      	nop
 8006444:	2400002c 	.word	0x2400002c
 8006448:	08006f8d 	.word	0x08006f8d
 800644c:	2400003c 	.word	0x2400003c

08006450 <cleanup_stdio>:
 8006450:	6841      	ldr	r1, [r0, #4]
 8006452:	4b0c      	ldr	r3, [pc, #48]	@ (8006484 <cleanup_stdio+0x34>)
 8006454:	4299      	cmp	r1, r3
 8006456:	b510      	push	{r4, lr}
 8006458:	4604      	mov	r4, r0
 800645a:	d001      	beq.n	8006460 <cleanup_stdio+0x10>
 800645c:	f000 fd96 	bl	8006f8c <_fflush_r>
 8006460:	68a1      	ldr	r1, [r4, #8]
 8006462:	4b09      	ldr	r3, [pc, #36]	@ (8006488 <cleanup_stdio+0x38>)
 8006464:	4299      	cmp	r1, r3
 8006466:	d002      	beq.n	800646e <cleanup_stdio+0x1e>
 8006468:	4620      	mov	r0, r4
 800646a:	f000 fd8f 	bl	8006f8c <_fflush_r>
 800646e:	68e1      	ldr	r1, [r4, #12]
 8006470:	4b06      	ldr	r3, [pc, #24]	@ (800648c <cleanup_stdio+0x3c>)
 8006472:	4299      	cmp	r1, r3
 8006474:	d004      	beq.n	8006480 <cleanup_stdio+0x30>
 8006476:	4620      	mov	r0, r4
 8006478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800647c:	f000 bd86 	b.w	8006f8c <_fflush_r>
 8006480:	bd10      	pop	{r4, pc}
 8006482:	bf00      	nop
 8006484:	24000278 	.word	0x24000278
 8006488:	240002e0 	.word	0x240002e0
 800648c:	24000348 	.word	0x24000348

08006490 <global_stdio_init.part.0>:
 8006490:	b510      	push	{r4, lr}
 8006492:	4b0b      	ldr	r3, [pc, #44]	@ (80064c0 <global_stdio_init.part.0+0x30>)
 8006494:	4c0b      	ldr	r4, [pc, #44]	@ (80064c4 <global_stdio_init.part.0+0x34>)
 8006496:	4a0c      	ldr	r2, [pc, #48]	@ (80064c8 <global_stdio_init.part.0+0x38>)
 8006498:	601a      	str	r2, [r3, #0]
 800649a:	4620      	mov	r0, r4
 800649c:	2200      	movs	r2, #0
 800649e:	2104      	movs	r1, #4
 80064a0:	f7ff ff94 	bl	80063cc <std>
 80064a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064a8:	2201      	movs	r2, #1
 80064aa:	2109      	movs	r1, #9
 80064ac:	f7ff ff8e 	bl	80063cc <std>
 80064b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80064b4:	2202      	movs	r2, #2
 80064b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ba:	2112      	movs	r1, #18
 80064bc:	f7ff bf86 	b.w	80063cc <std>
 80064c0:	240003b0 	.word	0x240003b0
 80064c4:	24000278 	.word	0x24000278
 80064c8:	08006439 	.word	0x08006439

080064cc <__sfp_lock_acquire>:
 80064cc:	4801      	ldr	r0, [pc, #4]	@ (80064d4 <__sfp_lock_acquire+0x8>)
 80064ce:	f000 b90e 	b.w	80066ee <__retarget_lock_acquire_recursive>
 80064d2:	bf00      	nop
 80064d4:	240003b9 	.word	0x240003b9

080064d8 <__sfp_lock_release>:
 80064d8:	4801      	ldr	r0, [pc, #4]	@ (80064e0 <__sfp_lock_release+0x8>)
 80064da:	f000 b909 	b.w	80066f0 <__retarget_lock_release_recursive>
 80064de:	bf00      	nop
 80064e0:	240003b9 	.word	0x240003b9

080064e4 <__sinit>:
 80064e4:	b510      	push	{r4, lr}
 80064e6:	4604      	mov	r4, r0
 80064e8:	f7ff fff0 	bl	80064cc <__sfp_lock_acquire>
 80064ec:	6a23      	ldr	r3, [r4, #32]
 80064ee:	b11b      	cbz	r3, 80064f8 <__sinit+0x14>
 80064f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064f4:	f7ff bff0 	b.w	80064d8 <__sfp_lock_release>
 80064f8:	4b04      	ldr	r3, [pc, #16]	@ (800650c <__sinit+0x28>)
 80064fa:	6223      	str	r3, [r4, #32]
 80064fc:	4b04      	ldr	r3, [pc, #16]	@ (8006510 <__sinit+0x2c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1f5      	bne.n	80064f0 <__sinit+0xc>
 8006504:	f7ff ffc4 	bl	8006490 <global_stdio_init.part.0>
 8006508:	e7f2      	b.n	80064f0 <__sinit+0xc>
 800650a:	bf00      	nop
 800650c:	08006451 	.word	0x08006451
 8006510:	240003b0 	.word	0x240003b0

08006514 <_fwalk_sglue>:
 8006514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006518:	4607      	mov	r7, r0
 800651a:	4688      	mov	r8, r1
 800651c:	4614      	mov	r4, r2
 800651e:	2600      	movs	r6, #0
 8006520:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006524:	f1b9 0901 	subs.w	r9, r9, #1
 8006528:	d505      	bpl.n	8006536 <_fwalk_sglue+0x22>
 800652a:	6824      	ldr	r4, [r4, #0]
 800652c:	2c00      	cmp	r4, #0
 800652e:	d1f7      	bne.n	8006520 <_fwalk_sglue+0xc>
 8006530:	4630      	mov	r0, r6
 8006532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006536:	89ab      	ldrh	r3, [r5, #12]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d907      	bls.n	800654c <_fwalk_sglue+0x38>
 800653c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006540:	3301      	adds	r3, #1
 8006542:	d003      	beq.n	800654c <_fwalk_sglue+0x38>
 8006544:	4629      	mov	r1, r5
 8006546:	4638      	mov	r0, r7
 8006548:	47c0      	blx	r8
 800654a:	4306      	orrs	r6, r0
 800654c:	3568      	adds	r5, #104	@ 0x68
 800654e:	e7e9      	b.n	8006524 <_fwalk_sglue+0x10>

08006550 <iprintf>:
 8006550:	b40f      	push	{r0, r1, r2, r3}
 8006552:	b507      	push	{r0, r1, r2, lr}
 8006554:	4906      	ldr	r1, [pc, #24]	@ (8006570 <iprintf+0x20>)
 8006556:	ab04      	add	r3, sp, #16
 8006558:	6808      	ldr	r0, [r1, #0]
 800655a:	f853 2b04 	ldr.w	r2, [r3], #4
 800655e:	6881      	ldr	r1, [r0, #8]
 8006560:	9301      	str	r3, [sp, #4]
 8006562:	f000 f9e9 	bl	8006938 <_vfiprintf_r>
 8006566:	b003      	add	sp, #12
 8006568:	f85d eb04 	ldr.w	lr, [sp], #4
 800656c:	b004      	add	sp, #16
 800656e:	4770      	bx	lr
 8006570:	24000038 	.word	0x24000038

08006574 <__sread>:
 8006574:	b510      	push	{r4, lr}
 8006576:	460c      	mov	r4, r1
 8006578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800657c:	f000 f868 	bl	8006650 <_read_r>
 8006580:	2800      	cmp	r0, #0
 8006582:	bfab      	itete	ge
 8006584:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006586:	89a3      	ldrhlt	r3, [r4, #12]
 8006588:	181b      	addge	r3, r3, r0
 800658a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800658e:	bfac      	ite	ge
 8006590:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006592:	81a3      	strhlt	r3, [r4, #12]
 8006594:	bd10      	pop	{r4, pc}

08006596 <__swrite>:
 8006596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800659a:	461f      	mov	r7, r3
 800659c:	898b      	ldrh	r3, [r1, #12]
 800659e:	05db      	lsls	r3, r3, #23
 80065a0:	4605      	mov	r5, r0
 80065a2:	460c      	mov	r4, r1
 80065a4:	4616      	mov	r6, r2
 80065a6:	d505      	bpl.n	80065b4 <__swrite+0x1e>
 80065a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ac:	2302      	movs	r3, #2
 80065ae:	2200      	movs	r2, #0
 80065b0:	f000 f83c 	bl	800662c <_lseek_r>
 80065b4:	89a3      	ldrh	r3, [r4, #12]
 80065b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065be:	81a3      	strh	r3, [r4, #12]
 80065c0:	4632      	mov	r2, r6
 80065c2:	463b      	mov	r3, r7
 80065c4:	4628      	mov	r0, r5
 80065c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065ca:	f000 b853 	b.w	8006674 <_write_r>

080065ce <__sseek>:
 80065ce:	b510      	push	{r4, lr}
 80065d0:	460c      	mov	r4, r1
 80065d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d6:	f000 f829 	bl	800662c <_lseek_r>
 80065da:	1c43      	adds	r3, r0, #1
 80065dc:	89a3      	ldrh	r3, [r4, #12]
 80065de:	bf15      	itete	ne
 80065e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065ea:	81a3      	strheq	r3, [r4, #12]
 80065ec:	bf18      	it	ne
 80065ee:	81a3      	strhne	r3, [r4, #12]
 80065f0:	bd10      	pop	{r4, pc}

080065f2 <__sclose>:
 80065f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065f6:	f000 b809 	b.w	800660c <_close_r>

080065fa <memset>:
 80065fa:	4402      	add	r2, r0
 80065fc:	4603      	mov	r3, r0
 80065fe:	4293      	cmp	r3, r2
 8006600:	d100      	bne.n	8006604 <memset+0xa>
 8006602:	4770      	bx	lr
 8006604:	f803 1b01 	strb.w	r1, [r3], #1
 8006608:	e7f9      	b.n	80065fe <memset+0x4>
	...

0800660c <_close_r>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	4d06      	ldr	r5, [pc, #24]	@ (8006628 <_close_r+0x1c>)
 8006610:	2300      	movs	r3, #0
 8006612:	4604      	mov	r4, r0
 8006614:	4608      	mov	r0, r1
 8006616:	602b      	str	r3, [r5, #0]
 8006618:	f7fa feb6 	bl	8001388 <_close>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d102      	bne.n	8006626 <_close_r+0x1a>
 8006620:	682b      	ldr	r3, [r5, #0]
 8006622:	b103      	cbz	r3, 8006626 <_close_r+0x1a>
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	240003b4 	.word	0x240003b4

0800662c <_lseek_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4d07      	ldr	r5, [pc, #28]	@ (800664c <_lseek_r+0x20>)
 8006630:	4604      	mov	r4, r0
 8006632:	4608      	mov	r0, r1
 8006634:	4611      	mov	r1, r2
 8006636:	2200      	movs	r2, #0
 8006638:	602a      	str	r2, [r5, #0]
 800663a:	461a      	mov	r2, r3
 800663c:	f7fa fecb 	bl	80013d6 <_lseek>
 8006640:	1c43      	adds	r3, r0, #1
 8006642:	d102      	bne.n	800664a <_lseek_r+0x1e>
 8006644:	682b      	ldr	r3, [r5, #0]
 8006646:	b103      	cbz	r3, 800664a <_lseek_r+0x1e>
 8006648:	6023      	str	r3, [r4, #0]
 800664a:	bd38      	pop	{r3, r4, r5, pc}
 800664c:	240003b4 	.word	0x240003b4

08006650 <_read_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4d07      	ldr	r5, [pc, #28]	@ (8006670 <_read_r+0x20>)
 8006654:	4604      	mov	r4, r0
 8006656:	4608      	mov	r0, r1
 8006658:	4611      	mov	r1, r2
 800665a:	2200      	movs	r2, #0
 800665c:	602a      	str	r2, [r5, #0]
 800665e:	461a      	mov	r2, r3
 8006660:	f7fa fe59 	bl	8001316 <_read>
 8006664:	1c43      	adds	r3, r0, #1
 8006666:	d102      	bne.n	800666e <_read_r+0x1e>
 8006668:	682b      	ldr	r3, [r5, #0]
 800666a:	b103      	cbz	r3, 800666e <_read_r+0x1e>
 800666c:	6023      	str	r3, [r4, #0]
 800666e:	bd38      	pop	{r3, r4, r5, pc}
 8006670:	240003b4 	.word	0x240003b4

08006674 <_write_r>:
 8006674:	b538      	push	{r3, r4, r5, lr}
 8006676:	4d07      	ldr	r5, [pc, #28]	@ (8006694 <_write_r+0x20>)
 8006678:	4604      	mov	r4, r0
 800667a:	4608      	mov	r0, r1
 800667c:	4611      	mov	r1, r2
 800667e:	2200      	movs	r2, #0
 8006680:	602a      	str	r2, [r5, #0]
 8006682:	461a      	mov	r2, r3
 8006684:	f7fa fe64 	bl	8001350 <_write>
 8006688:	1c43      	adds	r3, r0, #1
 800668a:	d102      	bne.n	8006692 <_write_r+0x1e>
 800668c:	682b      	ldr	r3, [r5, #0]
 800668e:	b103      	cbz	r3, 8006692 <_write_r+0x1e>
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	bd38      	pop	{r3, r4, r5, pc}
 8006694:	240003b4 	.word	0x240003b4

08006698 <__errno>:
 8006698:	4b01      	ldr	r3, [pc, #4]	@ (80066a0 <__errno+0x8>)
 800669a:	6818      	ldr	r0, [r3, #0]
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	24000038 	.word	0x24000038

080066a4 <__libc_init_array>:
 80066a4:	b570      	push	{r4, r5, r6, lr}
 80066a6:	4d0d      	ldr	r5, [pc, #52]	@ (80066dc <__libc_init_array+0x38>)
 80066a8:	4c0d      	ldr	r4, [pc, #52]	@ (80066e0 <__libc_init_array+0x3c>)
 80066aa:	1b64      	subs	r4, r4, r5
 80066ac:	10a4      	asrs	r4, r4, #2
 80066ae:	2600      	movs	r6, #0
 80066b0:	42a6      	cmp	r6, r4
 80066b2:	d109      	bne.n	80066c8 <__libc_init_array+0x24>
 80066b4:	4d0b      	ldr	r5, [pc, #44]	@ (80066e4 <__libc_init_array+0x40>)
 80066b6:	4c0c      	ldr	r4, [pc, #48]	@ (80066e8 <__libc_init_array+0x44>)
 80066b8:	f000 fdb8 	bl	800722c <_init>
 80066bc:	1b64      	subs	r4, r4, r5
 80066be:	10a4      	asrs	r4, r4, #2
 80066c0:	2600      	movs	r6, #0
 80066c2:	42a6      	cmp	r6, r4
 80066c4:	d105      	bne.n	80066d2 <__libc_init_array+0x2e>
 80066c6:	bd70      	pop	{r4, r5, r6, pc}
 80066c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066cc:	4798      	blx	r3
 80066ce:	3601      	adds	r6, #1
 80066d0:	e7ee      	b.n	80066b0 <__libc_init_array+0xc>
 80066d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d6:	4798      	blx	r3
 80066d8:	3601      	adds	r6, #1
 80066da:	e7f2      	b.n	80066c2 <__libc_init_array+0x1e>
 80066dc:	080072d0 	.word	0x080072d0
 80066e0:	080072d0 	.word	0x080072d0
 80066e4:	080072d0 	.word	0x080072d0
 80066e8:	080072d4 	.word	0x080072d4

080066ec <__retarget_lock_init_recursive>:
 80066ec:	4770      	bx	lr

080066ee <__retarget_lock_acquire_recursive>:
 80066ee:	4770      	bx	lr

080066f0 <__retarget_lock_release_recursive>:
 80066f0:	4770      	bx	lr
	...

080066f4 <_free_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	4605      	mov	r5, r0
 80066f8:	2900      	cmp	r1, #0
 80066fa:	d041      	beq.n	8006780 <_free_r+0x8c>
 80066fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006700:	1f0c      	subs	r4, r1, #4
 8006702:	2b00      	cmp	r3, #0
 8006704:	bfb8      	it	lt
 8006706:	18e4      	addlt	r4, r4, r3
 8006708:	f000 f8e0 	bl	80068cc <__malloc_lock>
 800670c:	4a1d      	ldr	r2, [pc, #116]	@ (8006784 <_free_r+0x90>)
 800670e:	6813      	ldr	r3, [r2, #0]
 8006710:	b933      	cbnz	r3, 8006720 <_free_r+0x2c>
 8006712:	6063      	str	r3, [r4, #4]
 8006714:	6014      	str	r4, [r2, #0]
 8006716:	4628      	mov	r0, r5
 8006718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800671c:	f000 b8dc 	b.w	80068d8 <__malloc_unlock>
 8006720:	42a3      	cmp	r3, r4
 8006722:	d908      	bls.n	8006736 <_free_r+0x42>
 8006724:	6820      	ldr	r0, [r4, #0]
 8006726:	1821      	adds	r1, r4, r0
 8006728:	428b      	cmp	r3, r1
 800672a:	bf01      	itttt	eq
 800672c:	6819      	ldreq	r1, [r3, #0]
 800672e:	685b      	ldreq	r3, [r3, #4]
 8006730:	1809      	addeq	r1, r1, r0
 8006732:	6021      	streq	r1, [r4, #0]
 8006734:	e7ed      	b.n	8006712 <_free_r+0x1e>
 8006736:	461a      	mov	r2, r3
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	b10b      	cbz	r3, 8006740 <_free_r+0x4c>
 800673c:	42a3      	cmp	r3, r4
 800673e:	d9fa      	bls.n	8006736 <_free_r+0x42>
 8006740:	6811      	ldr	r1, [r2, #0]
 8006742:	1850      	adds	r0, r2, r1
 8006744:	42a0      	cmp	r0, r4
 8006746:	d10b      	bne.n	8006760 <_free_r+0x6c>
 8006748:	6820      	ldr	r0, [r4, #0]
 800674a:	4401      	add	r1, r0
 800674c:	1850      	adds	r0, r2, r1
 800674e:	4283      	cmp	r3, r0
 8006750:	6011      	str	r1, [r2, #0]
 8006752:	d1e0      	bne.n	8006716 <_free_r+0x22>
 8006754:	6818      	ldr	r0, [r3, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	6053      	str	r3, [r2, #4]
 800675a:	4408      	add	r0, r1
 800675c:	6010      	str	r0, [r2, #0]
 800675e:	e7da      	b.n	8006716 <_free_r+0x22>
 8006760:	d902      	bls.n	8006768 <_free_r+0x74>
 8006762:	230c      	movs	r3, #12
 8006764:	602b      	str	r3, [r5, #0]
 8006766:	e7d6      	b.n	8006716 <_free_r+0x22>
 8006768:	6820      	ldr	r0, [r4, #0]
 800676a:	1821      	adds	r1, r4, r0
 800676c:	428b      	cmp	r3, r1
 800676e:	bf04      	itt	eq
 8006770:	6819      	ldreq	r1, [r3, #0]
 8006772:	685b      	ldreq	r3, [r3, #4]
 8006774:	6063      	str	r3, [r4, #4]
 8006776:	bf04      	itt	eq
 8006778:	1809      	addeq	r1, r1, r0
 800677a:	6021      	streq	r1, [r4, #0]
 800677c:	6054      	str	r4, [r2, #4]
 800677e:	e7ca      	b.n	8006716 <_free_r+0x22>
 8006780:	bd38      	pop	{r3, r4, r5, pc}
 8006782:	bf00      	nop
 8006784:	240003c0 	.word	0x240003c0

08006788 <sbrk_aligned>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	4e0f      	ldr	r6, [pc, #60]	@ (80067c8 <sbrk_aligned+0x40>)
 800678c:	460c      	mov	r4, r1
 800678e:	6831      	ldr	r1, [r6, #0]
 8006790:	4605      	mov	r5, r0
 8006792:	b911      	cbnz	r1, 800679a <sbrk_aligned+0x12>
 8006794:	f000 fcb6 	bl	8007104 <_sbrk_r>
 8006798:	6030      	str	r0, [r6, #0]
 800679a:	4621      	mov	r1, r4
 800679c:	4628      	mov	r0, r5
 800679e:	f000 fcb1 	bl	8007104 <_sbrk_r>
 80067a2:	1c43      	adds	r3, r0, #1
 80067a4:	d103      	bne.n	80067ae <sbrk_aligned+0x26>
 80067a6:	f04f 34ff 	mov.w	r4, #4294967295
 80067aa:	4620      	mov	r0, r4
 80067ac:	bd70      	pop	{r4, r5, r6, pc}
 80067ae:	1cc4      	adds	r4, r0, #3
 80067b0:	f024 0403 	bic.w	r4, r4, #3
 80067b4:	42a0      	cmp	r0, r4
 80067b6:	d0f8      	beq.n	80067aa <sbrk_aligned+0x22>
 80067b8:	1a21      	subs	r1, r4, r0
 80067ba:	4628      	mov	r0, r5
 80067bc:	f000 fca2 	bl	8007104 <_sbrk_r>
 80067c0:	3001      	adds	r0, #1
 80067c2:	d1f2      	bne.n	80067aa <sbrk_aligned+0x22>
 80067c4:	e7ef      	b.n	80067a6 <sbrk_aligned+0x1e>
 80067c6:	bf00      	nop
 80067c8:	240003bc 	.word	0x240003bc

080067cc <_malloc_r>:
 80067cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067d0:	1ccd      	adds	r5, r1, #3
 80067d2:	f025 0503 	bic.w	r5, r5, #3
 80067d6:	3508      	adds	r5, #8
 80067d8:	2d0c      	cmp	r5, #12
 80067da:	bf38      	it	cc
 80067dc:	250c      	movcc	r5, #12
 80067de:	2d00      	cmp	r5, #0
 80067e0:	4606      	mov	r6, r0
 80067e2:	db01      	blt.n	80067e8 <_malloc_r+0x1c>
 80067e4:	42a9      	cmp	r1, r5
 80067e6:	d904      	bls.n	80067f2 <_malloc_r+0x26>
 80067e8:	230c      	movs	r3, #12
 80067ea:	6033      	str	r3, [r6, #0]
 80067ec:	2000      	movs	r0, #0
 80067ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068c8 <_malloc_r+0xfc>
 80067f6:	f000 f869 	bl	80068cc <__malloc_lock>
 80067fa:	f8d8 3000 	ldr.w	r3, [r8]
 80067fe:	461c      	mov	r4, r3
 8006800:	bb44      	cbnz	r4, 8006854 <_malloc_r+0x88>
 8006802:	4629      	mov	r1, r5
 8006804:	4630      	mov	r0, r6
 8006806:	f7ff ffbf 	bl	8006788 <sbrk_aligned>
 800680a:	1c43      	adds	r3, r0, #1
 800680c:	4604      	mov	r4, r0
 800680e:	d158      	bne.n	80068c2 <_malloc_r+0xf6>
 8006810:	f8d8 4000 	ldr.w	r4, [r8]
 8006814:	4627      	mov	r7, r4
 8006816:	2f00      	cmp	r7, #0
 8006818:	d143      	bne.n	80068a2 <_malloc_r+0xd6>
 800681a:	2c00      	cmp	r4, #0
 800681c:	d04b      	beq.n	80068b6 <_malloc_r+0xea>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	4639      	mov	r1, r7
 8006822:	4630      	mov	r0, r6
 8006824:	eb04 0903 	add.w	r9, r4, r3
 8006828:	f000 fc6c 	bl	8007104 <_sbrk_r>
 800682c:	4581      	cmp	r9, r0
 800682e:	d142      	bne.n	80068b6 <_malloc_r+0xea>
 8006830:	6821      	ldr	r1, [r4, #0]
 8006832:	1a6d      	subs	r5, r5, r1
 8006834:	4629      	mov	r1, r5
 8006836:	4630      	mov	r0, r6
 8006838:	f7ff ffa6 	bl	8006788 <sbrk_aligned>
 800683c:	3001      	adds	r0, #1
 800683e:	d03a      	beq.n	80068b6 <_malloc_r+0xea>
 8006840:	6823      	ldr	r3, [r4, #0]
 8006842:	442b      	add	r3, r5
 8006844:	6023      	str	r3, [r4, #0]
 8006846:	f8d8 3000 	ldr.w	r3, [r8]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	bb62      	cbnz	r2, 80068a8 <_malloc_r+0xdc>
 800684e:	f8c8 7000 	str.w	r7, [r8]
 8006852:	e00f      	b.n	8006874 <_malloc_r+0xa8>
 8006854:	6822      	ldr	r2, [r4, #0]
 8006856:	1b52      	subs	r2, r2, r5
 8006858:	d420      	bmi.n	800689c <_malloc_r+0xd0>
 800685a:	2a0b      	cmp	r2, #11
 800685c:	d917      	bls.n	800688e <_malloc_r+0xc2>
 800685e:	1961      	adds	r1, r4, r5
 8006860:	42a3      	cmp	r3, r4
 8006862:	6025      	str	r5, [r4, #0]
 8006864:	bf18      	it	ne
 8006866:	6059      	strne	r1, [r3, #4]
 8006868:	6863      	ldr	r3, [r4, #4]
 800686a:	bf08      	it	eq
 800686c:	f8c8 1000 	streq.w	r1, [r8]
 8006870:	5162      	str	r2, [r4, r5]
 8006872:	604b      	str	r3, [r1, #4]
 8006874:	4630      	mov	r0, r6
 8006876:	f000 f82f 	bl	80068d8 <__malloc_unlock>
 800687a:	f104 000b 	add.w	r0, r4, #11
 800687e:	1d23      	adds	r3, r4, #4
 8006880:	f020 0007 	bic.w	r0, r0, #7
 8006884:	1ac2      	subs	r2, r0, r3
 8006886:	bf1c      	itt	ne
 8006888:	1a1b      	subne	r3, r3, r0
 800688a:	50a3      	strne	r3, [r4, r2]
 800688c:	e7af      	b.n	80067ee <_malloc_r+0x22>
 800688e:	6862      	ldr	r2, [r4, #4]
 8006890:	42a3      	cmp	r3, r4
 8006892:	bf0c      	ite	eq
 8006894:	f8c8 2000 	streq.w	r2, [r8]
 8006898:	605a      	strne	r2, [r3, #4]
 800689a:	e7eb      	b.n	8006874 <_malloc_r+0xa8>
 800689c:	4623      	mov	r3, r4
 800689e:	6864      	ldr	r4, [r4, #4]
 80068a0:	e7ae      	b.n	8006800 <_malloc_r+0x34>
 80068a2:	463c      	mov	r4, r7
 80068a4:	687f      	ldr	r7, [r7, #4]
 80068a6:	e7b6      	b.n	8006816 <_malloc_r+0x4a>
 80068a8:	461a      	mov	r2, r3
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	42a3      	cmp	r3, r4
 80068ae:	d1fb      	bne.n	80068a8 <_malloc_r+0xdc>
 80068b0:	2300      	movs	r3, #0
 80068b2:	6053      	str	r3, [r2, #4]
 80068b4:	e7de      	b.n	8006874 <_malloc_r+0xa8>
 80068b6:	230c      	movs	r3, #12
 80068b8:	6033      	str	r3, [r6, #0]
 80068ba:	4630      	mov	r0, r6
 80068bc:	f000 f80c 	bl	80068d8 <__malloc_unlock>
 80068c0:	e794      	b.n	80067ec <_malloc_r+0x20>
 80068c2:	6005      	str	r5, [r0, #0]
 80068c4:	e7d6      	b.n	8006874 <_malloc_r+0xa8>
 80068c6:	bf00      	nop
 80068c8:	240003c0 	.word	0x240003c0

080068cc <__malloc_lock>:
 80068cc:	4801      	ldr	r0, [pc, #4]	@ (80068d4 <__malloc_lock+0x8>)
 80068ce:	f7ff bf0e 	b.w	80066ee <__retarget_lock_acquire_recursive>
 80068d2:	bf00      	nop
 80068d4:	240003b8 	.word	0x240003b8

080068d8 <__malloc_unlock>:
 80068d8:	4801      	ldr	r0, [pc, #4]	@ (80068e0 <__malloc_unlock+0x8>)
 80068da:	f7ff bf09 	b.w	80066f0 <__retarget_lock_release_recursive>
 80068de:	bf00      	nop
 80068e0:	240003b8 	.word	0x240003b8

080068e4 <__sfputc_r>:
 80068e4:	6893      	ldr	r3, [r2, #8]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	b410      	push	{r4}
 80068ec:	6093      	str	r3, [r2, #8]
 80068ee:	da08      	bge.n	8006902 <__sfputc_r+0x1e>
 80068f0:	6994      	ldr	r4, [r2, #24]
 80068f2:	42a3      	cmp	r3, r4
 80068f4:	db01      	blt.n	80068fa <__sfputc_r+0x16>
 80068f6:	290a      	cmp	r1, #10
 80068f8:	d103      	bne.n	8006902 <__sfputc_r+0x1e>
 80068fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068fe:	f000 bb6d 	b.w	8006fdc <__swbuf_r>
 8006902:	6813      	ldr	r3, [r2, #0]
 8006904:	1c58      	adds	r0, r3, #1
 8006906:	6010      	str	r0, [r2, #0]
 8006908:	7019      	strb	r1, [r3, #0]
 800690a:	4608      	mov	r0, r1
 800690c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006910:	4770      	bx	lr

08006912 <__sfputs_r>:
 8006912:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006914:	4606      	mov	r6, r0
 8006916:	460f      	mov	r7, r1
 8006918:	4614      	mov	r4, r2
 800691a:	18d5      	adds	r5, r2, r3
 800691c:	42ac      	cmp	r4, r5
 800691e:	d101      	bne.n	8006924 <__sfputs_r+0x12>
 8006920:	2000      	movs	r0, #0
 8006922:	e007      	b.n	8006934 <__sfputs_r+0x22>
 8006924:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006928:	463a      	mov	r2, r7
 800692a:	4630      	mov	r0, r6
 800692c:	f7ff ffda 	bl	80068e4 <__sfputc_r>
 8006930:	1c43      	adds	r3, r0, #1
 8006932:	d1f3      	bne.n	800691c <__sfputs_r+0xa>
 8006934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006938 <_vfiprintf_r>:
 8006938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693c:	460d      	mov	r5, r1
 800693e:	b09d      	sub	sp, #116	@ 0x74
 8006940:	4614      	mov	r4, r2
 8006942:	4698      	mov	r8, r3
 8006944:	4606      	mov	r6, r0
 8006946:	b118      	cbz	r0, 8006950 <_vfiprintf_r+0x18>
 8006948:	6a03      	ldr	r3, [r0, #32]
 800694a:	b90b      	cbnz	r3, 8006950 <_vfiprintf_r+0x18>
 800694c:	f7ff fdca 	bl	80064e4 <__sinit>
 8006950:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006952:	07d9      	lsls	r1, r3, #31
 8006954:	d405      	bmi.n	8006962 <_vfiprintf_r+0x2a>
 8006956:	89ab      	ldrh	r3, [r5, #12]
 8006958:	059a      	lsls	r2, r3, #22
 800695a:	d402      	bmi.n	8006962 <_vfiprintf_r+0x2a>
 800695c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800695e:	f7ff fec6 	bl	80066ee <__retarget_lock_acquire_recursive>
 8006962:	89ab      	ldrh	r3, [r5, #12]
 8006964:	071b      	lsls	r3, r3, #28
 8006966:	d501      	bpl.n	800696c <_vfiprintf_r+0x34>
 8006968:	692b      	ldr	r3, [r5, #16]
 800696a:	b99b      	cbnz	r3, 8006994 <_vfiprintf_r+0x5c>
 800696c:	4629      	mov	r1, r5
 800696e:	4630      	mov	r0, r6
 8006970:	f000 fb72 	bl	8007058 <__swsetup_r>
 8006974:	b170      	cbz	r0, 8006994 <_vfiprintf_r+0x5c>
 8006976:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006978:	07dc      	lsls	r4, r3, #31
 800697a:	d504      	bpl.n	8006986 <_vfiprintf_r+0x4e>
 800697c:	f04f 30ff 	mov.w	r0, #4294967295
 8006980:	b01d      	add	sp, #116	@ 0x74
 8006982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006986:	89ab      	ldrh	r3, [r5, #12]
 8006988:	0598      	lsls	r0, r3, #22
 800698a:	d4f7      	bmi.n	800697c <_vfiprintf_r+0x44>
 800698c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800698e:	f7ff feaf 	bl	80066f0 <__retarget_lock_release_recursive>
 8006992:	e7f3      	b.n	800697c <_vfiprintf_r+0x44>
 8006994:	2300      	movs	r3, #0
 8006996:	9309      	str	r3, [sp, #36]	@ 0x24
 8006998:	2320      	movs	r3, #32
 800699a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800699e:	f8cd 800c 	str.w	r8, [sp, #12]
 80069a2:	2330      	movs	r3, #48	@ 0x30
 80069a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006b54 <_vfiprintf_r+0x21c>
 80069a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069ac:	f04f 0901 	mov.w	r9, #1
 80069b0:	4623      	mov	r3, r4
 80069b2:	469a      	mov	sl, r3
 80069b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069b8:	b10a      	cbz	r2, 80069be <_vfiprintf_r+0x86>
 80069ba:	2a25      	cmp	r2, #37	@ 0x25
 80069bc:	d1f9      	bne.n	80069b2 <_vfiprintf_r+0x7a>
 80069be:	ebba 0b04 	subs.w	fp, sl, r4
 80069c2:	d00b      	beq.n	80069dc <_vfiprintf_r+0xa4>
 80069c4:	465b      	mov	r3, fp
 80069c6:	4622      	mov	r2, r4
 80069c8:	4629      	mov	r1, r5
 80069ca:	4630      	mov	r0, r6
 80069cc:	f7ff ffa1 	bl	8006912 <__sfputs_r>
 80069d0:	3001      	adds	r0, #1
 80069d2:	f000 80a7 	beq.w	8006b24 <_vfiprintf_r+0x1ec>
 80069d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069d8:	445a      	add	r2, fp
 80069da:	9209      	str	r2, [sp, #36]	@ 0x24
 80069dc:	f89a 3000 	ldrb.w	r3, [sl]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 809f 	beq.w	8006b24 <_vfiprintf_r+0x1ec>
 80069e6:	2300      	movs	r3, #0
 80069e8:	f04f 32ff 	mov.w	r2, #4294967295
 80069ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069f0:	f10a 0a01 	add.w	sl, sl, #1
 80069f4:	9304      	str	r3, [sp, #16]
 80069f6:	9307      	str	r3, [sp, #28]
 80069f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80069fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80069fe:	4654      	mov	r4, sl
 8006a00:	2205      	movs	r2, #5
 8006a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a06:	4853      	ldr	r0, [pc, #332]	@ (8006b54 <_vfiprintf_r+0x21c>)
 8006a08:	f7f9 fc6a 	bl	80002e0 <memchr>
 8006a0c:	9a04      	ldr	r2, [sp, #16]
 8006a0e:	b9d8      	cbnz	r0, 8006a48 <_vfiprintf_r+0x110>
 8006a10:	06d1      	lsls	r1, r2, #27
 8006a12:	bf44      	itt	mi
 8006a14:	2320      	movmi	r3, #32
 8006a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a1a:	0713      	lsls	r3, r2, #28
 8006a1c:	bf44      	itt	mi
 8006a1e:	232b      	movmi	r3, #43	@ 0x2b
 8006a20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a24:	f89a 3000 	ldrb.w	r3, [sl]
 8006a28:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a2a:	d015      	beq.n	8006a58 <_vfiprintf_r+0x120>
 8006a2c:	9a07      	ldr	r2, [sp, #28]
 8006a2e:	4654      	mov	r4, sl
 8006a30:	2000      	movs	r0, #0
 8006a32:	f04f 0c0a 	mov.w	ip, #10
 8006a36:	4621      	mov	r1, r4
 8006a38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a3c:	3b30      	subs	r3, #48	@ 0x30
 8006a3e:	2b09      	cmp	r3, #9
 8006a40:	d94b      	bls.n	8006ada <_vfiprintf_r+0x1a2>
 8006a42:	b1b0      	cbz	r0, 8006a72 <_vfiprintf_r+0x13a>
 8006a44:	9207      	str	r2, [sp, #28]
 8006a46:	e014      	b.n	8006a72 <_vfiprintf_r+0x13a>
 8006a48:	eba0 0308 	sub.w	r3, r0, r8
 8006a4c:	fa09 f303 	lsl.w	r3, r9, r3
 8006a50:	4313      	orrs	r3, r2
 8006a52:	9304      	str	r3, [sp, #16]
 8006a54:	46a2      	mov	sl, r4
 8006a56:	e7d2      	b.n	80069fe <_vfiprintf_r+0xc6>
 8006a58:	9b03      	ldr	r3, [sp, #12]
 8006a5a:	1d19      	adds	r1, r3, #4
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	9103      	str	r1, [sp, #12]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	bfbb      	ittet	lt
 8006a64:	425b      	neglt	r3, r3
 8006a66:	f042 0202 	orrlt.w	r2, r2, #2
 8006a6a:	9307      	strge	r3, [sp, #28]
 8006a6c:	9307      	strlt	r3, [sp, #28]
 8006a6e:	bfb8      	it	lt
 8006a70:	9204      	strlt	r2, [sp, #16]
 8006a72:	7823      	ldrb	r3, [r4, #0]
 8006a74:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a76:	d10a      	bne.n	8006a8e <_vfiprintf_r+0x156>
 8006a78:	7863      	ldrb	r3, [r4, #1]
 8006a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a7c:	d132      	bne.n	8006ae4 <_vfiprintf_r+0x1ac>
 8006a7e:	9b03      	ldr	r3, [sp, #12]
 8006a80:	1d1a      	adds	r2, r3, #4
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	9203      	str	r2, [sp, #12]
 8006a86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a8a:	3402      	adds	r4, #2
 8006a8c:	9305      	str	r3, [sp, #20]
 8006a8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006b64 <_vfiprintf_r+0x22c>
 8006a92:	7821      	ldrb	r1, [r4, #0]
 8006a94:	2203      	movs	r2, #3
 8006a96:	4650      	mov	r0, sl
 8006a98:	f7f9 fc22 	bl	80002e0 <memchr>
 8006a9c:	b138      	cbz	r0, 8006aae <_vfiprintf_r+0x176>
 8006a9e:	9b04      	ldr	r3, [sp, #16]
 8006aa0:	eba0 000a 	sub.w	r0, r0, sl
 8006aa4:	2240      	movs	r2, #64	@ 0x40
 8006aa6:	4082      	lsls	r2, r0
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	3401      	adds	r4, #1
 8006aac:	9304      	str	r3, [sp, #16]
 8006aae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab2:	4829      	ldr	r0, [pc, #164]	@ (8006b58 <_vfiprintf_r+0x220>)
 8006ab4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ab8:	2206      	movs	r2, #6
 8006aba:	f7f9 fc11 	bl	80002e0 <memchr>
 8006abe:	2800      	cmp	r0, #0
 8006ac0:	d03f      	beq.n	8006b42 <_vfiprintf_r+0x20a>
 8006ac2:	4b26      	ldr	r3, [pc, #152]	@ (8006b5c <_vfiprintf_r+0x224>)
 8006ac4:	bb1b      	cbnz	r3, 8006b0e <_vfiprintf_r+0x1d6>
 8006ac6:	9b03      	ldr	r3, [sp, #12]
 8006ac8:	3307      	adds	r3, #7
 8006aca:	f023 0307 	bic.w	r3, r3, #7
 8006ace:	3308      	adds	r3, #8
 8006ad0:	9303      	str	r3, [sp, #12]
 8006ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad4:	443b      	add	r3, r7
 8006ad6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ad8:	e76a      	b.n	80069b0 <_vfiprintf_r+0x78>
 8006ada:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ade:	460c      	mov	r4, r1
 8006ae0:	2001      	movs	r0, #1
 8006ae2:	e7a8      	b.n	8006a36 <_vfiprintf_r+0xfe>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	3401      	adds	r4, #1
 8006ae8:	9305      	str	r3, [sp, #20]
 8006aea:	4619      	mov	r1, r3
 8006aec:	f04f 0c0a 	mov.w	ip, #10
 8006af0:	4620      	mov	r0, r4
 8006af2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006af6:	3a30      	subs	r2, #48	@ 0x30
 8006af8:	2a09      	cmp	r2, #9
 8006afa:	d903      	bls.n	8006b04 <_vfiprintf_r+0x1cc>
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d0c6      	beq.n	8006a8e <_vfiprintf_r+0x156>
 8006b00:	9105      	str	r1, [sp, #20]
 8006b02:	e7c4      	b.n	8006a8e <_vfiprintf_r+0x156>
 8006b04:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b08:	4604      	mov	r4, r0
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e7f0      	b.n	8006af0 <_vfiprintf_r+0x1b8>
 8006b0e:	ab03      	add	r3, sp, #12
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	462a      	mov	r2, r5
 8006b14:	4b12      	ldr	r3, [pc, #72]	@ (8006b60 <_vfiprintf_r+0x228>)
 8006b16:	a904      	add	r1, sp, #16
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f3af 8000 	nop.w
 8006b1e:	4607      	mov	r7, r0
 8006b20:	1c78      	adds	r0, r7, #1
 8006b22:	d1d6      	bne.n	8006ad2 <_vfiprintf_r+0x19a>
 8006b24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b26:	07d9      	lsls	r1, r3, #31
 8006b28:	d405      	bmi.n	8006b36 <_vfiprintf_r+0x1fe>
 8006b2a:	89ab      	ldrh	r3, [r5, #12]
 8006b2c:	059a      	lsls	r2, r3, #22
 8006b2e:	d402      	bmi.n	8006b36 <_vfiprintf_r+0x1fe>
 8006b30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b32:	f7ff fddd 	bl	80066f0 <__retarget_lock_release_recursive>
 8006b36:	89ab      	ldrh	r3, [r5, #12]
 8006b38:	065b      	lsls	r3, r3, #25
 8006b3a:	f53f af1f 	bmi.w	800697c <_vfiprintf_r+0x44>
 8006b3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b40:	e71e      	b.n	8006980 <_vfiprintf_r+0x48>
 8006b42:	ab03      	add	r3, sp, #12
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	462a      	mov	r2, r5
 8006b48:	4b05      	ldr	r3, [pc, #20]	@ (8006b60 <_vfiprintf_r+0x228>)
 8006b4a:	a904      	add	r1, sp, #16
 8006b4c:	4630      	mov	r0, r6
 8006b4e:	f000 f879 	bl	8006c44 <_printf_i>
 8006b52:	e7e4      	b.n	8006b1e <_vfiprintf_r+0x1e6>
 8006b54:	08007294 	.word	0x08007294
 8006b58:	0800729e 	.word	0x0800729e
 8006b5c:	00000000 	.word	0x00000000
 8006b60:	08006913 	.word	0x08006913
 8006b64:	0800729a 	.word	0x0800729a

08006b68 <_printf_common>:
 8006b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b6c:	4616      	mov	r6, r2
 8006b6e:	4698      	mov	r8, r3
 8006b70:	688a      	ldr	r2, [r1, #8]
 8006b72:	690b      	ldr	r3, [r1, #16]
 8006b74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	bfb8      	it	lt
 8006b7c:	4613      	movlt	r3, r2
 8006b7e:	6033      	str	r3, [r6, #0]
 8006b80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b84:	4607      	mov	r7, r0
 8006b86:	460c      	mov	r4, r1
 8006b88:	b10a      	cbz	r2, 8006b8e <_printf_common+0x26>
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	6033      	str	r3, [r6, #0]
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	0699      	lsls	r1, r3, #26
 8006b92:	bf42      	ittt	mi
 8006b94:	6833      	ldrmi	r3, [r6, #0]
 8006b96:	3302      	addmi	r3, #2
 8006b98:	6033      	strmi	r3, [r6, #0]
 8006b9a:	6825      	ldr	r5, [r4, #0]
 8006b9c:	f015 0506 	ands.w	r5, r5, #6
 8006ba0:	d106      	bne.n	8006bb0 <_printf_common+0x48>
 8006ba2:	f104 0a19 	add.w	sl, r4, #25
 8006ba6:	68e3      	ldr	r3, [r4, #12]
 8006ba8:	6832      	ldr	r2, [r6, #0]
 8006baa:	1a9b      	subs	r3, r3, r2
 8006bac:	42ab      	cmp	r3, r5
 8006bae:	dc26      	bgt.n	8006bfe <_printf_common+0x96>
 8006bb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bb4:	6822      	ldr	r2, [r4, #0]
 8006bb6:	3b00      	subs	r3, #0
 8006bb8:	bf18      	it	ne
 8006bba:	2301      	movne	r3, #1
 8006bbc:	0692      	lsls	r2, r2, #26
 8006bbe:	d42b      	bmi.n	8006c18 <_printf_common+0xb0>
 8006bc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bc4:	4641      	mov	r1, r8
 8006bc6:	4638      	mov	r0, r7
 8006bc8:	47c8      	blx	r9
 8006bca:	3001      	adds	r0, #1
 8006bcc:	d01e      	beq.n	8006c0c <_printf_common+0xa4>
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	6922      	ldr	r2, [r4, #16]
 8006bd2:	f003 0306 	and.w	r3, r3, #6
 8006bd6:	2b04      	cmp	r3, #4
 8006bd8:	bf02      	ittt	eq
 8006bda:	68e5      	ldreq	r5, [r4, #12]
 8006bdc:	6833      	ldreq	r3, [r6, #0]
 8006bde:	1aed      	subeq	r5, r5, r3
 8006be0:	68a3      	ldr	r3, [r4, #8]
 8006be2:	bf0c      	ite	eq
 8006be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006be8:	2500      	movne	r5, #0
 8006bea:	4293      	cmp	r3, r2
 8006bec:	bfc4      	itt	gt
 8006bee:	1a9b      	subgt	r3, r3, r2
 8006bf0:	18ed      	addgt	r5, r5, r3
 8006bf2:	2600      	movs	r6, #0
 8006bf4:	341a      	adds	r4, #26
 8006bf6:	42b5      	cmp	r5, r6
 8006bf8:	d11a      	bne.n	8006c30 <_printf_common+0xc8>
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	e008      	b.n	8006c10 <_printf_common+0xa8>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	4652      	mov	r2, sl
 8006c02:	4641      	mov	r1, r8
 8006c04:	4638      	mov	r0, r7
 8006c06:	47c8      	blx	r9
 8006c08:	3001      	adds	r0, #1
 8006c0a:	d103      	bne.n	8006c14 <_printf_common+0xac>
 8006c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c14:	3501      	adds	r5, #1
 8006c16:	e7c6      	b.n	8006ba6 <_printf_common+0x3e>
 8006c18:	18e1      	adds	r1, r4, r3
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	2030      	movs	r0, #48	@ 0x30
 8006c1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c22:	4422      	add	r2, r4
 8006c24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c2c:	3302      	adds	r3, #2
 8006c2e:	e7c7      	b.n	8006bc0 <_printf_common+0x58>
 8006c30:	2301      	movs	r3, #1
 8006c32:	4622      	mov	r2, r4
 8006c34:	4641      	mov	r1, r8
 8006c36:	4638      	mov	r0, r7
 8006c38:	47c8      	blx	r9
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	d0e6      	beq.n	8006c0c <_printf_common+0xa4>
 8006c3e:	3601      	adds	r6, #1
 8006c40:	e7d9      	b.n	8006bf6 <_printf_common+0x8e>
	...

08006c44 <_printf_i>:
 8006c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c48:	7e0f      	ldrb	r7, [r1, #24]
 8006c4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c4c:	2f78      	cmp	r7, #120	@ 0x78
 8006c4e:	4691      	mov	r9, r2
 8006c50:	4680      	mov	r8, r0
 8006c52:	460c      	mov	r4, r1
 8006c54:	469a      	mov	sl, r3
 8006c56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c5a:	d807      	bhi.n	8006c6c <_printf_i+0x28>
 8006c5c:	2f62      	cmp	r7, #98	@ 0x62
 8006c5e:	d80a      	bhi.n	8006c76 <_printf_i+0x32>
 8006c60:	2f00      	cmp	r7, #0
 8006c62:	f000 80d2 	beq.w	8006e0a <_printf_i+0x1c6>
 8006c66:	2f58      	cmp	r7, #88	@ 0x58
 8006c68:	f000 80b9 	beq.w	8006dde <_printf_i+0x19a>
 8006c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c74:	e03a      	b.n	8006cec <_printf_i+0xa8>
 8006c76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c7a:	2b15      	cmp	r3, #21
 8006c7c:	d8f6      	bhi.n	8006c6c <_printf_i+0x28>
 8006c7e:	a101      	add	r1, pc, #4	@ (adr r1, 8006c84 <_printf_i+0x40>)
 8006c80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c84:	08006cdd 	.word	0x08006cdd
 8006c88:	08006cf1 	.word	0x08006cf1
 8006c8c:	08006c6d 	.word	0x08006c6d
 8006c90:	08006c6d 	.word	0x08006c6d
 8006c94:	08006c6d 	.word	0x08006c6d
 8006c98:	08006c6d 	.word	0x08006c6d
 8006c9c:	08006cf1 	.word	0x08006cf1
 8006ca0:	08006c6d 	.word	0x08006c6d
 8006ca4:	08006c6d 	.word	0x08006c6d
 8006ca8:	08006c6d 	.word	0x08006c6d
 8006cac:	08006c6d 	.word	0x08006c6d
 8006cb0:	08006df1 	.word	0x08006df1
 8006cb4:	08006d1b 	.word	0x08006d1b
 8006cb8:	08006dab 	.word	0x08006dab
 8006cbc:	08006c6d 	.word	0x08006c6d
 8006cc0:	08006c6d 	.word	0x08006c6d
 8006cc4:	08006e13 	.word	0x08006e13
 8006cc8:	08006c6d 	.word	0x08006c6d
 8006ccc:	08006d1b 	.word	0x08006d1b
 8006cd0:	08006c6d 	.word	0x08006c6d
 8006cd4:	08006c6d 	.word	0x08006c6d
 8006cd8:	08006db3 	.word	0x08006db3
 8006cdc:	6833      	ldr	r3, [r6, #0]
 8006cde:	1d1a      	adds	r2, r3, #4
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	6032      	str	r2, [r6, #0]
 8006ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ce8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006cec:	2301      	movs	r3, #1
 8006cee:	e09d      	b.n	8006e2c <_printf_i+0x1e8>
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	6820      	ldr	r0, [r4, #0]
 8006cf4:	1d19      	adds	r1, r3, #4
 8006cf6:	6031      	str	r1, [r6, #0]
 8006cf8:	0606      	lsls	r6, r0, #24
 8006cfa:	d501      	bpl.n	8006d00 <_printf_i+0xbc>
 8006cfc:	681d      	ldr	r5, [r3, #0]
 8006cfe:	e003      	b.n	8006d08 <_printf_i+0xc4>
 8006d00:	0645      	lsls	r5, r0, #25
 8006d02:	d5fb      	bpl.n	8006cfc <_printf_i+0xb8>
 8006d04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d08:	2d00      	cmp	r5, #0
 8006d0a:	da03      	bge.n	8006d14 <_printf_i+0xd0>
 8006d0c:	232d      	movs	r3, #45	@ 0x2d
 8006d0e:	426d      	negs	r5, r5
 8006d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d14:	4859      	ldr	r0, [pc, #356]	@ (8006e7c <_printf_i+0x238>)
 8006d16:	230a      	movs	r3, #10
 8006d18:	e011      	b.n	8006d3e <_printf_i+0xfa>
 8006d1a:	6821      	ldr	r1, [r4, #0]
 8006d1c:	6833      	ldr	r3, [r6, #0]
 8006d1e:	0608      	lsls	r0, r1, #24
 8006d20:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d24:	d402      	bmi.n	8006d2c <_printf_i+0xe8>
 8006d26:	0649      	lsls	r1, r1, #25
 8006d28:	bf48      	it	mi
 8006d2a:	b2ad      	uxthmi	r5, r5
 8006d2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d2e:	4853      	ldr	r0, [pc, #332]	@ (8006e7c <_printf_i+0x238>)
 8006d30:	6033      	str	r3, [r6, #0]
 8006d32:	bf14      	ite	ne
 8006d34:	230a      	movne	r3, #10
 8006d36:	2308      	moveq	r3, #8
 8006d38:	2100      	movs	r1, #0
 8006d3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d3e:	6866      	ldr	r6, [r4, #4]
 8006d40:	60a6      	str	r6, [r4, #8]
 8006d42:	2e00      	cmp	r6, #0
 8006d44:	bfa2      	ittt	ge
 8006d46:	6821      	ldrge	r1, [r4, #0]
 8006d48:	f021 0104 	bicge.w	r1, r1, #4
 8006d4c:	6021      	strge	r1, [r4, #0]
 8006d4e:	b90d      	cbnz	r5, 8006d54 <_printf_i+0x110>
 8006d50:	2e00      	cmp	r6, #0
 8006d52:	d04b      	beq.n	8006dec <_printf_i+0x1a8>
 8006d54:	4616      	mov	r6, r2
 8006d56:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d5a:	fb03 5711 	mls	r7, r3, r1, r5
 8006d5e:	5dc7      	ldrb	r7, [r0, r7]
 8006d60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d64:	462f      	mov	r7, r5
 8006d66:	42bb      	cmp	r3, r7
 8006d68:	460d      	mov	r5, r1
 8006d6a:	d9f4      	bls.n	8006d56 <_printf_i+0x112>
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d10b      	bne.n	8006d88 <_printf_i+0x144>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	07df      	lsls	r7, r3, #31
 8006d74:	d508      	bpl.n	8006d88 <_printf_i+0x144>
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	6861      	ldr	r1, [r4, #4]
 8006d7a:	4299      	cmp	r1, r3
 8006d7c:	bfde      	ittt	le
 8006d7e:	2330      	movle	r3, #48	@ 0x30
 8006d80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d88:	1b92      	subs	r2, r2, r6
 8006d8a:	6122      	str	r2, [r4, #16]
 8006d8c:	f8cd a000 	str.w	sl, [sp]
 8006d90:	464b      	mov	r3, r9
 8006d92:	aa03      	add	r2, sp, #12
 8006d94:	4621      	mov	r1, r4
 8006d96:	4640      	mov	r0, r8
 8006d98:	f7ff fee6 	bl	8006b68 <_printf_common>
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	d14a      	bne.n	8006e36 <_printf_i+0x1f2>
 8006da0:	f04f 30ff 	mov.w	r0, #4294967295
 8006da4:	b004      	add	sp, #16
 8006da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	f043 0320 	orr.w	r3, r3, #32
 8006db0:	6023      	str	r3, [r4, #0]
 8006db2:	4833      	ldr	r0, [pc, #204]	@ (8006e80 <_printf_i+0x23c>)
 8006db4:	2778      	movs	r7, #120	@ 0x78
 8006db6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	6831      	ldr	r1, [r6, #0]
 8006dbe:	061f      	lsls	r7, r3, #24
 8006dc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dc4:	d402      	bmi.n	8006dcc <_printf_i+0x188>
 8006dc6:	065f      	lsls	r7, r3, #25
 8006dc8:	bf48      	it	mi
 8006dca:	b2ad      	uxthmi	r5, r5
 8006dcc:	6031      	str	r1, [r6, #0]
 8006dce:	07d9      	lsls	r1, r3, #31
 8006dd0:	bf44      	itt	mi
 8006dd2:	f043 0320 	orrmi.w	r3, r3, #32
 8006dd6:	6023      	strmi	r3, [r4, #0]
 8006dd8:	b11d      	cbz	r5, 8006de2 <_printf_i+0x19e>
 8006dda:	2310      	movs	r3, #16
 8006ddc:	e7ac      	b.n	8006d38 <_printf_i+0xf4>
 8006dde:	4827      	ldr	r0, [pc, #156]	@ (8006e7c <_printf_i+0x238>)
 8006de0:	e7e9      	b.n	8006db6 <_printf_i+0x172>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	f023 0320 	bic.w	r3, r3, #32
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	e7f6      	b.n	8006dda <_printf_i+0x196>
 8006dec:	4616      	mov	r6, r2
 8006dee:	e7bd      	b.n	8006d6c <_printf_i+0x128>
 8006df0:	6833      	ldr	r3, [r6, #0]
 8006df2:	6825      	ldr	r5, [r4, #0]
 8006df4:	6961      	ldr	r1, [r4, #20]
 8006df6:	1d18      	adds	r0, r3, #4
 8006df8:	6030      	str	r0, [r6, #0]
 8006dfa:	062e      	lsls	r6, r5, #24
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	d501      	bpl.n	8006e04 <_printf_i+0x1c0>
 8006e00:	6019      	str	r1, [r3, #0]
 8006e02:	e002      	b.n	8006e0a <_printf_i+0x1c6>
 8006e04:	0668      	lsls	r0, r5, #25
 8006e06:	d5fb      	bpl.n	8006e00 <_printf_i+0x1bc>
 8006e08:	8019      	strh	r1, [r3, #0]
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	6123      	str	r3, [r4, #16]
 8006e0e:	4616      	mov	r6, r2
 8006e10:	e7bc      	b.n	8006d8c <_printf_i+0x148>
 8006e12:	6833      	ldr	r3, [r6, #0]
 8006e14:	1d1a      	adds	r2, r3, #4
 8006e16:	6032      	str	r2, [r6, #0]
 8006e18:	681e      	ldr	r6, [r3, #0]
 8006e1a:	6862      	ldr	r2, [r4, #4]
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	4630      	mov	r0, r6
 8006e20:	f7f9 fa5e 	bl	80002e0 <memchr>
 8006e24:	b108      	cbz	r0, 8006e2a <_printf_i+0x1e6>
 8006e26:	1b80      	subs	r0, r0, r6
 8006e28:	6060      	str	r0, [r4, #4]
 8006e2a:	6863      	ldr	r3, [r4, #4]
 8006e2c:	6123      	str	r3, [r4, #16]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e34:	e7aa      	b.n	8006d8c <_printf_i+0x148>
 8006e36:	6923      	ldr	r3, [r4, #16]
 8006e38:	4632      	mov	r2, r6
 8006e3a:	4649      	mov	r1, r9
 8006e3c:	4640      	mov	r0, r8
 8006e3e:	47d0      	blx	sl
 8006e40:	3001      	adds	r0, #1
 8006e42:	d0ad      	beq.n	8006da0 <_printf_i+0x15c>
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	079b      	lsls	r3, r3, #30
 8006e48:	d413      	bmi.n	8006e72 <_printf_i+0x22e>
 8006e4a:	68e0      	ldr	r0, [r4, #12]
 8006e4c:	9b03      	ldr	r3, [sp, #12]
 8006e4e:	4298      	cmp	r0, r3
 8006e50:	bfb8      	it	lt
 8006e52:	4618      	movlt	r0, r3
 8006e54:	e7a6      	b.n	8006da4 <_printf_i+0x160>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4632      	mov	r2, r6
 8006e5a:	4649      	mov	r1, r9
 8006e5c:	4640      	mov	r0, r8
 8006e5e:	47d0      	blx	sl
 8006e60:	3001      	adds	r0, #1
 8006e62:	d09d      	beq.n	8006da0 <_printf_i+0x15c>
 8006e64:	3501      	adds	r5, #1
 8006e66:	68e3      	ldr	r3, [r4, #12]
 8006e68:	9903      	ldr	r1, [sp, #12]
 8006e6a:	1a5b      	subs	r3, r3, r1
 8006e6c:	42ab      	cmp	r3, r5
 8006e6e:	dcf2      	bgt.n	8006e56 <_printf_i+0x212>
 8006e70:	e7eb      	b.n	8006e4a <_printf_i+0x206>
 8006e72:	2500      	movs	r5, #0
 8006e74:	f104 0619 	add.w	r6, r4, #25
 8006e78:	e7f5      	b.n	8006e66 <_printf_i+0x222>
 8006e7a:	bf00      	nop
 8006e7c:	080072a5 	.word	0x080072a5
 8006e80:	080072b6 	.word	0x080072b6

08006e84 <__sflush_r>:
 8006e84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8c:	0716      	lsls	r6, r2, #28
 8006e8e:	4605      	mov	r5, r0
 8006e90:	460c      	mov	r4, r1
 8006e92:	d454      	bmi.n	8006f3e <__sflush_r+0xba>
 8006e94:	684b      	ldr	r3, [r1, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	dc02      	bgt.n	8006ea0 <__sflush_r+0x1c>
 8006e9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dd48      	ble.n	8006f32 <__sflush_r+0xae>
 8006ea0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ea2:	2e00      	cmp	r6, #0
 8006ea4:	d045      	beq.n	8006f32 <__sflush_r+0xae>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006eac:	682f      	ldr	r7, [r5, #0]
 8006eae:	6a21      	ldr	r1, [r4, #32]
 8006eb0:	602b      	str	r3, [r5, #0]
 8006eb2:	d030      	beq.n	8006f16 <__sflush_r+0x92>
 8006eb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006eb6:	89a3      	ldrh	r3, [r4, #12]
 8006eb8:	0759      	lsls	r1, r3, #29
 8006eba:	d505      	bpl.n	8006ec8 <__sflush_r+0x44>
 8006ebc:	6863      	ldr	r3, [r4, #4]
 8006ebe:	1ad2      	subs	r2, r2, r3
 8006ec0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ec2:	b10b      	cbz	r3, 8006ec8 <__sflush_r+0x44>
 8006ec4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ec6:	1ad2      	subs	r2, r2, r3
 8006ec8:	2300      	movs	r3, #0
 8006eca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ecc:	6a21      	ldr	r1, [r4, #32]
 8006ece:	4628      	mov	r0, r5
 8006ed0:	47b0      	blx	r6
 8006ed2:	1c43      	adds	r3, r0, #1
 8006ed4:	89a3      	ldrh	r3, [r4, #12]
 8006ed6:	d106      	bne.n	8006ee6 <__sflush_r+0x62>
 8006ed8:	6829      	ldr	r1, [r5, #0]
 8006eda:	291d      	cmp	r1, #29
 8006edc:	d82b      	bhi.n	8006f36 <__sflush_r+0xb2>
 8006ede:	4a2a      	ldr	r2, [pc, #168]	@ (8006f88 <__sflush_r+0x104>)
 8006ee0:	410a      	asrs	r2, r1
 8006ee2:	07d6      	lsls	r6, r2, #31
 8006ee4:	d427      	bmi.n	8006f36 <__sflush_r+0xb2>
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	6062      	str	r2, [r4, #4]
 8006eea:	04d9      	lsls	r1, r3, #19
 8006eec:	6922      	ldr	r2, [r4, #16]
 8006eee:	6022      	str	r2, [r4, #0]
 8006ef0:	d504      	bpl.n	8006efc <__sflush_r+0x78>
 8006ef2:	1c42      	adds	r2, r0, #1
 8006ef4:	d101      	bne.n	8006efa <__sflush_r+0x76>
 8006ef6:	682b      	ldr	r3, [r5, #0]
 8006ef8:	b903      	cbnz	r3, 8006efc <__sflush_r+0x78>
 8006efa:	6560      	str	r0, [r4, #84]	@ 0x54
 8006efc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006efe:	602f      	str	r7, [r5, #0]
 8006f00:	b1b9      	cbz	r1, 8006f32 <__sflush_r+0xae>
 8006f02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f06:	4299      	cmp	r1, r3
 8006f08:	d002      	beq.n	8006f10 <__sflush_r+0x8c>
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	f7ff fbf2 	bl	80066f4 <_free_r>
 8006f10:	2300      	movs	r3, #0
 8006f12:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f14:	e00d      	b.n	8006f32 <__sflush_r+0xae>
 8006f16:	2301      	movs	r3, #1
 8006f18:	4628      	mov	r0, r5
 8006f1a:	47b0      	blx	r6
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	1c50      	adds	r0, r2, #1
 8006f20:	d1c9      	bne.n	8006eb6 <__sflush_r+0x32>
 8006f22:	682b      	ldr	r3, [r5, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0c6      	beq.n	8006eb6 <__sflush_r+0x32>
 8006f28:	2b1d      	cmp	r3, #29
 8006f2a:	d001      	beq.n	8006f30 <__sflush_r+0xac>
 8006f2c:	2b16      	cmp	r3, #22
 8006f2e:	d11e      	bne.n	8006f6e <__sflush_r+0xea>
 8006f30:	602f      	str	r7, [r5, #0]
 8006f32:	2000      	movs	r0, #0
 8006f34:	e022      	b.n	8006f7c <__sflush_r+0xf8>
 8006f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f3a:	b21b      	sxth	r3, r3
 8006f3c:	e01b      	b.n	8006f76 <__sflush_r+0xf2>
 8006f3e:	690f      	ldr	r7, [r1, #16]
 8006f40:	2f00      	cmp	r7, #0
 8006f42:	d0f6      	beq.n	8006f32 <__sflush_r+0xae>
 8006f44:	0793      	lsls	r3, r2, #30
 8006f46:	680e      	ldr	r6, [r1, #0]
 8006f48:	bf08      	it	eq
 8006f4a:	694b      	ldreq	r3, [r1, #20]
 8006f4c:	600f      	str	r7, [r1, #0]
 8006f4e:	bf18      	it	ne
 8006f50:	2300      	movne	r3, #0
 8006f52:	eba6 0807 	sub.w	r8, r6, r7
 8006f56:	608b      	str	r3, [r1, #8]
 8006f58:	f1b8 0f00 	cmp.w	r8, #0
 8006f5c:	dde9      	ble.n	8006f32 <__sflush_r+0xae>
 8006f5e:	6a21      	ldr	r1, [r4, #32]
 8006f60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f62:	4643      	mov	r3, r8
 8006f64:	463a      	mov	r2, r7
 8006f66:	4628      	mov	r0, r5
 8006f68:	47b0      	blx	r6
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	dc08      	bgt.n	8006f80 <__sflush_r+0xfc>
 8006f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f76:	81a3      	strh	r3, [r4, #12]
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f80:	4407      	add	r7, r0
 8006f82:	eba8 0800 	sub.w	r8, r8, r0
 8006f86:	e7e7      	b.n	8006f58 <__sflush_r+0xd4>
 8006f88:	dfbffffe 	.word	0xdfbffffe

08006f8c <_fflush_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	690b      	ldr	r3, [r1, #16]
 8006f90:	4605      	mov	r5, r0
 8006f92:	460c      	mov	r4, r1
 8006f94:	b913      	cbnz	r3, 8006f9c <_fflush_r+0x10>
 8006f96:	2500      	movs	r5, #0
 8006f98:	4628      	mov	r0, r5
 8006f9a:	bd38      	pop	{r3, r4, r5, pc}
 8006f9c:	b118      	cbz	r0, 8006fa6 <_fflush_r+0x1a>
 8006f9e:	6a03      	ldr	r3, [r0, #32]
 8006fa0:	b90b      	cbnz	r3, 8006fa6 <_fflush_r+0x1a>
 8006fa2:	f7ff fa9f 	bl	80064e4 <__sinit>
 8006fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d0f3      	beq.n	8006f96 <_fflush_r+0xa>
 8006fae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fb0:	07d0      	lsls	r0, r2, #31
 8006fb2:	d404      	bmi.n	8006fbe <_fflush_r+0x32>
 8006fb4:	0599      	lsls	r1, r3, #22
 8006fb6:	d402      	bmi.n	8006fbe <_fflush_r+0x32>
 8006fb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fba:	f7ff fb98 	bl	80066ee <__retarget_lock_acquire_recursive>
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	f7ff ff5f 	bl	8006e84 <__sflush_r>
 8006fc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fc8:	07da      	lsls	r2, r3, #31
 8006fca:	4605      	mov	r5, r0
 8006fcc:	d4e4      	bmi.n	8006f98 <_fflush_r+0xc>
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	059b      	lsls	r3, r3, #22
 8006fd2:	d4e1      	bmi.n	8006f98 <_fflush_r+0xc>
 8006fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fd6:	f7ff fb8b 	bl	80066f0 <__retarget_lock_release_recursive>
 8006fda:	e7dd      	b.n	8006f98 <_fflush_r+0xc>

08006fdc <__swbuf_r>:
 8006fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fde:	460e      	mov	r6, r1
 8006fe0:	4614      	mov	r4, r2
 8006fe2:	4605      	mov	r5, r0
 8006fe4:	b118      	cbz	r0, 8006fee <__swbuf_r+0x12>
 8006fe6:	6a03      	ldr	r3, [r0, #32]
 8006fe8:	b90b      	cbnz	r3, 8006fee <__swbuf_r+0x12>
 8006fea:	f7ff fa7b 	bl	80064e4 <__sinit>
 8006fee:	69a3      	ldr	r3, [r4, #24]
 8006ff0:	60a3      	str	r3, [r4, #8]
 8006ff2:	89a3      	ldrh	r3, [r4, #12]
 8006ff4:	071a      	lsls	r2, r3, #28
 8006ff6:	d501      	bpl.n	8006ffc <__swbuf_r+0x20>
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	b943      	cbnz	r3, 800700e <__swbuf_r+0x32>
 8006ffc:	4621      	mov	r1, r4
 8006ffe:	4628      	mov	r0, r5
 8007000:	f000 f82a 	bl	8007058 <__swsetup_r>
 8007004:	b118      	cbz	r0, 800700e <__swbuf_r+0x32>
 8007006:	f04f 37ff 	mov.w	r7, #4294967295
 800700a:	4638      	mov	r0, r7
 800700c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800700e:	6823      	ldr	r3, [r4, #0]
 8007010:	6922      	ldr	r2, [r4, #16]
 8007012:	1a98      	subs	r0, r3, r2
 8007014:	6963      	ldr	r3, [r4, #20]
 8007016:	b2f6      	uxtb	r6, r6
 8007018:	4283      	cmp	r3, r0
 800701a:	4637      	mov	r7, r6
 800701c:	dc05      	bgt.n	800702a <__swbuf_r+0x4e>
 800701e:	4621      	mov	r1, r4
 8007020:	4628      	mov	r0, r5
 8007022:	f7ff ffb3 	bl	8006f8c <_fflush_r>
 8007026:	2800      	cmp	r0, #0
 8007028:	d1ed      	bne.n	8007006 <__swbuf_r+0x2a>
 800702a:	68a3      	ldr	r3, [r4, #8]
 800702c:	3b01      	subs	r3, #1
 800702e:	60a3      	str	r3, [r4, #8]
 8007030:	6823      	ldr	r3, [r4, #0]
 8007032:	1c5a      	adds	r2, r3, #1
 8007034:	6022      	str	r2, [r4, #0]
 8007036:	701e      	strb	r6, [r3, #0]
 8007038:	6962      	ldr	r2, [r4, #20]
 800703a:	1c43      	adds	r3, r0, #1
 800703c:	429a      	cmp	r2, r3
 800703e:	d004      	beq.n	800704a <__swbuf_r+0x6e>
 8007040:	89a3      	ldrh	r3, [r4, #12]
 8007042:	07db      	lsls	r3, r3, #31
 8007044:	d5e1      	bpl.n	800700a <__swbuf_r+0x2e>
 8007046:	2e0a      	cmp	r6, #10
 8007048:	d1df      	bne.n	800700a <__swbuf_r+0x2e>
 800704a:	4621      	mov	r1, r4
 800704c:	4628      	mov	r0, r5
 800704e:	f7ff ff9d 	bl	8006f8c <_fflush_r>
 8007052:	2800      	cmp	r0, #0
 8007054:	d0d9      	beq.n	800700a <__swbuf_r+0x2e>
 8007056:	e7d6      	b.n	8007006 <__swbuf_r+0x2a>

08007058 <__swsetup_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	4b29      	ldr	r3, [pc, #164]	@ (8007100 <__swsetup_r+0xa8>)
 800705c:	4605      	mov	r5, r0
 800705e:	6818      	ldr	r0, [r3, #0]
 8007060:	460c      	mov	r4, r1
 8007062:	b118      	cbz	r0, 800706c <__swsetup_r+0x14>
 8007064:	6a03      	ldr	r3, [r0, #32]
 8007066:	b90b      	cbnz	r3, 800706c <__swsetup_r+0x14>
 8007068:	f7ff fa3c 	bl	80064e4 <__sinit>
 800706c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007070:	0719      	lsls	r1, r3, #28
 8007072:	d422      	bmi.n	80070ba <__swsetup_r+0x62>
 8007074:	06da      	lsls	r2, r3, #27
 8007076:	d407      	bmi.n	8007088 <__swsetup_r+0x30>
 8007078:	2209      	movs	r2, #9
 800707a:	602a      	str	r2, [r5, #0]
 800707c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007080:	81a3      	strh	r3, [r4, #12]
 8007082:	f04f 30ff 	mov.w	r0, #4294967295
 8007086:	e033      	b.n	80070f0 <__swsetup_r+0x98>
 8007088:	0758      	lsls	r0, r3, #29
 800708a:	d512      	bpl.n	80070b2 <__swsetup_r+0x5a>
 800708c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800708e:	b141      	cbz	r1, 80070a2 <__swsetup_r+0x4a>
 8007090:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007094:	4299      	cmp	r1, r3
 8007096:	d002      	beq.n	800709e <__swsetup_r+0x46>
 8007098:	4628      	mov	r0, r5
 800709a:	f7ff fb2b 	bl	80066f4 <_free_r>
 800709e:	2300      	movs	r3, #0
 80070a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070a8:	81a3      	strh	r3, [r4, #12]
 80070aa:	2300      	movs	r3, #0
 80070ac:	6063      	str	r3, [r4, #4]
 80070ae:	6923      	ldr	r3, [r4, #16]
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	89a3      	ldrh	r3, [r4, #12]
 80070b4:	f043 0308 	orr.w	r3, r3, #8
 80070b8:	81a3      	strh	r3, [r4, #12]
 80070ba:	6923      	ldr	r3, [r4, #16]
 80070bc:	b94b      	cbnz	r3, 80070d2 <__swsetup_r+0x7a>
 80070be:	89a3      	ldrh	r3, [r4, #12]
 80070c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070c8:	d003      	beq.n	80070d2 <__swsetup_r+0x7a>
 80070ca:	4621      	mov	r1, r4
 80070cc:	4628      	mov	r0, r5
 80070ce:	f000 f84f 	bl	8007170 <__smakebuf_r>
 80070d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070d6:	f013 0201 	ands.w	r2, r3, #1
 80070da:	d00a      	beq.n	80070f2 <__swsetup_r+0x9a>
 80070dc:	2200      	movs	r2, #0
 80070de:	60a2      	str	r2, [r4, #8]
 80070e0:	6962      	ldr	r2, [r4, #20]
 80070e2:	4252      	negs	r2, r2
 80070e4:	61a2      	str	r2, [r4, #24]
 80070e6:	6922      	ldr	r2, [r4, #16]
 80070e8:	b942      	cbnz	r2, 80070fc <__swsetup_r+0xa4>
 80070ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80070ee:	d1c5      	bne.n	800707c <__swsetup_r+0x24>
 80070f0:	bd38      	pop	{r3, r4, r5, pc}
 80070f2:	0799      	lsls	r1, r3, #30
 80070f4:	bf58      	it	pl
 80070f6:	6962      	ldrpl	r2, [r4, #20]
 80070f8:	60a2      	str	r2, [r4, #8]
 80070fa:	e7f4      	b.n	80070e6 <__swsetup_r+0x8e>
 80070fc:	2000      	movs	r0, #0
 80070fe:	e7f7      	b.n	80070f0 <__swsetup_r+0x98>
 8007100:	24000038 	.word	0x24000038

08007104 <_sbrk_r>:
 8007104:	b538      	push	{r3, r4, r5, lr}
 8007106:	4d06      	ldr	r5, [pc, #24]	@ (8007120 <_sbrk_r+0x1c>)
 8007108:	2300      	movs	r3, #0
 800710a:	4604      	mov	r4, r0
 800710c:	4608      	mov	r0, r1
 800710e:	602b      	str	r3, [r5, #0]
 8007110:	f7fa f96e 	bl	80013f0 <_sbrk>
 8007114:	1c43      	adds	r3, r0, #1
 8007116:	d102      	bne.n	800711e <_sbrk_r+0x1a>
 8007118:	682b      	ldr	r3, [r5, #0]
 800711a:	b103      	cbz	r3, 800711e <_sbrk_r+0x1a>
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	bd38      	pop	{r3, r4, r5, pc}
 8007120:	240003b4 	.word	0x240003b4

08007124 <__swhatbuf_r>:
 8007124:	b570      	push	{r4, r5, r6, lr}
 8007126:	460c      	mov	r4, r1
 8007128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800712c:	2900      	cmp	r1, #0
 800712e:	b096      	sub	sp, #88	@ 0x58
 8007130:	4615      	mov	r5, r2
 8007132:	461e      	mov	r6, r3
 8007134:	da0d      	bge.n	8007152 <__swhatbuf_r+0x2e>
 8007136:	89a3      	ldrh	r3, [r4, #12]
 8007138:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800713c:	f04f 0100 	mov.w	r1, #0
 8007140:	bf14      	ite	ne
 8007142:	2340      	movne	r3, #64	@ 0x40
 8007144:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007148:	2000      	movs	r0, #0
 800714a:	6031      	str	r1, [r6, #0]
 800714c:	602b      	str	r3, [r5, #0]
 800714e:	b016      	add	sp, #88	@ 0x58
 8007150:	bd70      	pop	{r4, r5, r6, pc}
 8007152:	466a      	mov	r2, sp
 8007154:	f000 f848 	bl	80071e8 <_fstat_r>
 8007158:	2800      	cmp	r0, #0
 800715a:	dbec      	blt.n	8007136 <__swhatbuf_r+0x12>
 800715c:	9901      	ldr	r1, [sp, #4]
 800715e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007162:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007166:	4259      	negs	r1, r3
 8007168:	4159      	adcs	r1, r3
 800716a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800716e:	e7eb      	b.n	8007148 <__swhatbuf_r+0x24>

08007170 <__smakebuf_r>:
 8007170:	898b      	ldrh	r3, [r1, #12]
 8007172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007174:	079d      	lsls	r5, r3, #30
 8007176:	4606      	mov	r6, r0
 8007178:	460c      	mov	r4, r1
 800717a:	d507      	bpl.n	800718c <__smakebuf_r+0x1c>
 800717c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007180:	6023      	str	r3, [r4, #0]
 8007182:	6123      	str	r3, [r4, #16]
 8007184:	2301      	movs	r3, #1
 8007186:	6163      	str	r3, [r4, #20]
 8007188:	b003      	add	sp, #12
 800718a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800718c:	ab01      	add	r3, sp, #4
 800718e:	466a      	mov	r2, sp
 8007190:	f7ff ffc8 	bl	8007124 <__swhatbuf_r>
 8007194:	9f00      	ldr	r7, [sp, #0]
 8007196:	4605      	mov	r5, r0
 8007198:	4639      	mov	r1, r7
 800719a:	4630      	mov	r0, r6
 800719c:	f7ff fb16 	bl	80067cc <_malloc_r>
 80071a0:	b948      	cbnz	r0, 80071b6 <__smakebuf_r+0x46>
 80071a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071a6:	059a      	lsls	r2, r3, #22
 80071a8:	d4ee      	bmi.n	8007188 <__smakebuf_r+0x18>
 80071aa:	f023 0303 	bic.w	r3, r3, #3
 80071ae:	f043 0302 	orr.w	r3, r3, #2
 80071b2:	81a3      	strh	r3, [r4, #12]
 80071b4:	e7e2      	b.n	800717c <__smakebuf_r+0xc>
 80071b6:	89a3      	ldrh	r3, [r4, #12]
 80071b8:	6020      	str	r0, [r4, #0]
 80071ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071be:	81a3      	strh	r3, [r4, #12]
 80071c0:	9b01      	ldr	r3, [sp, #4]
 80071c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80071c6:	b15b      	cbz	r3, 80071e0 <__smakebuf_r+0x70>
 80071c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071cc:	4630      	mov	r0, r6
 80071ce:	f000 f81d 	bl	800720c <_isatty_r>
 80071d2:	b128      	cbz	r0, 80071e0 <__smakebuf_r+0x70>
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	f023 0303 	bic.w	r3, r3, #3
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	81a3      	strh	r3, [r4, #12]
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	431d      	orrs	r5, r3
 80071e4:	81a5      	strh	r5, [r4, #12]
 80071e6:	e7cf      	b.n	8007188 <__smakebuf_r+0x18>

080071e8 <_fstat_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4d07      	ldr	r5, [pc, #28]	@ (8007208 <_fstat_r+0x20>)
 80071ec:	2300      	movs	r3, #0
 80071ee:	4604      	mov	r4, r0
 80071f0:	4608      	mov	r0, r1
 80071f2:	4611      	mov	r1, r2
 80071f4:	602b      	str	r3, [r5, #0]
 80071f6:	f7fa f8d3 	bl	80013a0 <_fstat>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d102      	bne.n	8007204 <_fstat_r+0x1c>
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	b103      	cbz	r3, 8007204 <_fstat_r+0x1c>
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	bd38      	pop	{r3, r4, r5, pc}
 8007206:	bf00      	nop
 8007208:	240003b4 	.word	0x240003b4

0800720c <_isatty_r>:
 800720c:	b538      	push	{r3, r4, r5, lr}
 800720e:	4d06      	ldr	r5, [pc, #24]	@ (8007228 <_isatty_r+0x1c>)
 8007210:	2300      	movs	r3, #0
 8007212:	4604      	mov	r4, r0
 8007214:	4608      	mov	r0, r1
 8007216:	602b      	str	r3, [r5, #0]
 8007218:	f7fa f8d2 	bl	80013c0 <_isatty>
 800721c:	1c43      	adds	r3, r0, #1
 800721e:	d102      	bne.n	8007226 <_isatty_r+0x1a>
 8007220:	682b      	ldr	r3, [r5, #0]
 8007222:	b103      	cbz	r3, 8007226 <_isatty_r+0x1a>
 8007224:	6023      	str	r3, [r4, #0]
 8007226:	bd38      	pop	{r3, r4, r5, pc}
 8007228:	240003b4 	.word	0x240003b4

0800722c <_init>:
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722e:	bf00      	nop
 8007230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007232:	bc08      	pop	{r3}
 8007234:	469e      	mov	lr, r3
 8007236:	4770      	bx	lr

08007238 <_fini>:
 8007238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723a:	bf00      	nop
 800723c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723e:	bc08      	pop	{r3}
 8007240:	469e      	mov	lr, r3
 8007242:	4770      	bx	lr
