{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 12:34:37 2020 " "Info: Processing started: Mon Oct 05 12:34:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X-RIPTIDE -c 8XRIPTIDE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X-RIPTIDE -c 8XRIPTIDE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decode_unit:decode_unit0\|alu_op_reg\[2\] register PC:PC0\|A_current_I_alternate\[5\] 126.36 MHz 7.914 ns Internal " "Info: Clock \"clk\" has Internal fmax of 126.36 MHz between source register \"decode_unit:decode_unit0\|alu_op_reg\[2\]\" and destination register \"PC:PC0\|A_current_I_alternate\[5\]\" (period= 7.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.662 ns + Longest register register " "Info: + Longest register to register delay is 7.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decode_unit:decode_unit0\|alu_op_reg\[2\] 1 REG LCFF_X19_Y5_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N9; Fanout = 2; REG Node = 'decode_unit:decode_unit0\|alu_op_reg\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode_unit:decode_unit0|alu_op_reg[2] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.535 ns) 1.329 ns hazard_unit:hazard_unit0\|Equal0~29 2 COMB LCCOMB_X19_Y5_N22 1 " "Info: 2: + IC(0.794 ns) + CELL(0.535 ns) = 1.329 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'hazard_unit:hazard_unit0\|Equal0~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { decode_unit:decode_unit0|alu_op_reg[2] hazard_unit:hazard_unit0|Equal0~29 } "NODE_NAME" } } { "hazard_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/hazard_unit.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.623 ns) 2.333 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~693 3 COMB LCCOMB_X19_Y5_N30 1 " "Info: 3: + IC(0.381 ns) + CELL(0.623 ns) = 2.333 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~693'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { hazard_unit:hazard_unit0|Equal0~29 decode_unit:decode_unit0|shift_L_reg[0]~693 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.370 ns) 3.306 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~694 4 COMB LCCOMB_X20_Y5_N4 1 " "Info: 4: + IC(0.603 ns) + CELL(0.370 ns) = 3.306 ns; Loc. = LCCOMB_X20_Y5_N4; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~694'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { decode_unit:decode_unit0|shift_L_reg[0]~693 decode_unit:decode_unit0|shift_L_reg[0]~694 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 4.046 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~695 5 COMB LCCOMB_X20_Y5_N14 3 " "Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 4.046 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 3; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~695'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { decode_unit:decode_unit0|shift_L_reg[0]~694 decode_unit:decode_unit0|shift_L_reg[0]~695 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 4.794 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~698 6 COMB LCCOMB_X20_Y5_N2 113 " "Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 4.794 ns; Loc. = LCCOMB_X20_Y5_N2; Fanout = 113; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~698'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { decode_unit:decode_unit0|shift_L_reg[0]~695 decode_unit:decode_unit0|shift_L_reg[0]~698 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.206 ns) 6.151 ns PC:PC0\|A_current_I_alternate~323 7 COMB LCCOMB_X20_Y3_N16 16 " "Info: 7: + IC(1.151 ns) + CELL(0.206 ns) = 6.151 ns; Loc. = LCCOMB_X20_Y3_N16; Fanout = 16; COMB Node = 'PC:PC0\|A_current_I_alternate~323'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { decode_unit:decode_unit0|shift_L_reg[0]~698 PC:PC0|A_current_I_alternate~323 } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.855 ns) 7.662 ns PC:PC0\|A_current_I_alternate\[5\] 8 REG LCFF_X21_Y3_N29 1 " "Info: 8: + IC(0.656 ns) + CELL(0.855 ns) = 7.662 ns; Loc. = LCFF_X21_Y3_N29; Fanout = 1; REG Node = 'PC:PC0\|A_current_I_alternate\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { PC:PC0|A_current_I_alternate~323 PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.329 ns ( 43.45 % ) " "Info: Total cell delay = 3.329 ns ( 43.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 56.55 % ) " "Info: Total interconnect delay = 4.333 ns ( 56.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.662 ns" { decode_unit:decode_unit0|alu_op_reg[2] hazard_unit:hazard_unit0|Equal0~29 decode_unit:decode_unit0|shift_L_reg[0]~693 decode_unit:decode_unit0|shift_L_reg[0]~694 decode_unit:decode_unit0|shift_L_reg[0]~695 decode_unit:decode_unit0|shift_L_reg[0]~698 PC:PC0|A_current_I_alternate~323 PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.662 ns" { decode_unit:decode_unit0|alu_op_reg[2] {} hazard_unit:hazard_unit0|Equal0~29 {} decode_unit:decode_unit0|shift_L_reg[0]~693 {} decode_unit:decode_unit0|shift_L_reg[0]~694 {} decode_unit:decode_unit0|shift_L_reg[0]~695 {} decode_unit:decode_unit0|shift_L_reg[0]~698 {} PC:PC0|A_current_I_alternate~323 {} PC:PC0|A_current_I_alternate[5] {} } { 0.000ns 0.794ns 0.381ns 0.603ns 0.370ns 0.378ns 1.151ns 0.656ns } { 0.000ns 0.535ns 0.623ns 0.370ns 0.370ns 0.370ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns PC:PC0\|A_current_I_alternate\[5\] 3 REG LCFF_X21_Y3_N29 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X21_Y3_N29; Fanout = 1; REG Node = 'PC:PC0\|A_current_I_alternate\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_current_I_alternate[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.740 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.740 ns decode_unit:decode_unit0\|alu_op_reg\[2\] 3 REG LCFF_X19_Y5_N9 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X19_Y5_N9; Fanout = 2; REG Node = 'decode_unit:decode_unit0\|alu_op_reg\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl decode_unit:decode_unit0|alu_op_reg[2] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.45 % ) " "Info: Total cell delay = 1.766 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|alu_op_reg[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|alu_op_reg[2] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_current_I_alternate[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|alu_op_reg[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|alu_op_reg[2] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.662 ns" { decode_unit:decode_unit0|alu_op_reg[2] hazard_unit:hazard_unit0|Equal0~29 decode_unit:decode_unit0|shift_L_reg[0]~693 decode_unit:decode_unit0|shift_L_reg[0]~694 decode_unit:decode_unit0|shift_L_reg[0]~695 decode_unit:decode_unit0|shift_L_reg[0]~698 PC:PC0|A_current_I_alternate~323 PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.662 ns" { decode_unit:decode_unit0|alu_op_reg[2] {} hazard_unit:hazard_unit0|Equal0~29 {} decode_unit:decode_unit0|shift_L_reg[0]~693 {} decode_unit:decode_unit0|shift_L_reg[0]~694 {} decode_unit:decode_unit0|shift_L_reg[0]~695 {} decode_unit:decode_unit0|shift_L_reg[0]~698 {} PC:PC0|A_current_I_alternate~323 {} PC:PC0|A_current_I_alternate[5] {} } { 0.000ns 0.794ns 0.381ns 0.603ns 0.370ns 0.378ns 1.151ns 0.656ns } { 0.000ns 0.535ns 0.623ns 0.370ns 0.370ns 0.370ns 0.206ns 0.855ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl PC:PC0|A_current_I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_current_I_alternate[5] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|alu_op_reg[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|alu_op_reg[2] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "decode_unit:decode_unit0\|I_reg\[3\] I\[3\] clk 6.155 ns register " "Info: tsu for register \"decode_unit:decode_unit0\|I_reg\[3\]\" (data pin = \"I\[3\]\", clock pin = \"clk\") is 6.155 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.921 ns + Longest pin register " "Info: + Longest pin to register delay is 8.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns I\[3\] 1 PIN PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_132; Fanout = 2; PIN Node = 'I\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.253 ns) + CELL(0.616 ns) 8.813 ns decode_unit:decode_unit0\|I_reg\[3\]~707 2 COMB LCCOMB_X18_Y6_N30 1 " "Info: 2: + IC(7.253 ns) + CELL(0.616 ns) = 8.813 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg\[3\]~707'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.869 ns" { I[3] decode_unit:decode_unit0|I_reg[3]~707 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.921 ns decode_unit:decode_unit0\|I_reg\[3\] 3 REG LCFF_X18_Y6_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.921 ns; Loc. = LCFF_X18_Y6_N31; Fanout = 6; REG Node = 'decode_unit:decode_unit0\|I_reg\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decode_unit:decode_unit0|I_reg[3]~707 decode_unit:decode_unit0|I_reg[3] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 18.70 % ) " "Info: Total cell delay = 1.668 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.253 ns ( 81.30 % ) " "Info: Total interconnect delay = 7.253 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.921 ns" { I[3] decode_unit:decode_unit0|I_reg[3]~707 decode_unit:decode_unit0|I_reg[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.921 ns" { I[3] {} I[3]~combout {} decode_unit:decode_unit0|I_reg[3]~707 {} decode_unit:decode_unit0|I_reg[3] {} } { 0.000ns 0.000ns 7.253ns 0.000ns } { 0.000ns 0.944ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.726 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns decode_unit:decode_unit0\|I_reg\[3\] 3 REG LCFF_X18_Y6_N31 6 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X18_Y6_N31; Fanout = 6; REG Node = 'decode_unit:decode_unit0\|I_reg\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { clk~clkctrl decode_unit:decode_unit0|I_reg[3] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[3] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.921 ns" { I[3] decode_unit:decode_unit0|I_reg[3]~707 decode_unit:decode_unit0|I_reg[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.921 ns" { I[3] {} I[3]~combout {} decode_unit:decode_unit0|I_reg[3]~707 {} decode_unit:decode_unit0|I_reg[3] {} } { 0.000ns 0.000ns 7.253ns 0.000ns } { 0.000ns 0.944ns 0.616ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[3] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A\[9\] PC:PC0\|PC_reg\[9\] 9.254 ns register " "Info: tco from clock \"clk\" to destination pin \"A\[9\]\" through register \"PC:PC0\|PC_reg\[9\]\" is 9.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.748 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns PC:PC0\|PC_reg\[9\] 3 REG LCFF_X21_Y8_N25 5 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 5; REG Node = 'PC:PC0\|PC_reg\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl PC:PC0|PC_reg[9] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl PC:PC0|PC_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|PC_reg[9] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.202 ns + Longest register pin " "Info: + Longest register to pin delay is 6.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:PC0\|PC_reg\[9\] 1 REG LCFF_X21_Y8_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 5; REG Node = 'PC:PC0\|PC_reg\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:PC0|PC_reg[9] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.956 ns) + CELL(3.246 ns) 6.202 ns A\[9\] 2 PIN PIN_70 0 " "Info: 2: + IC(2.956 ns) + CELL(3.246 ns) = 6.202 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'A\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { PC:PC0|PC_reg[9] A[9] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 52.34 % ) " "Info: Total cell delay = 3.246 ns ( 52.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.956 ns ( 47.66 % ) " "Info: Total interconnect delay = 2.956 ns ( 47.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { PC:PC0|PC_reg[9] A[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.202 ns" { PC:PC0|PC_reg[9] {} A[9] {} } { 0.000ns 2.956ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl PC:PC0|PC_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|PC_reg[9] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { PC:PC0|PC_reg[9] A[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.202 ns" { PC:PC0|PC_reg[9] {} A[9] {} } { 0.000ns 2.956ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "decode_unit:decode_unit0\|I_reg\[13\] I\[13\] clk 0.150 ns register " "Info: th for register \"decode_unit:decode_unit0\|I_reg\[13\]\" (data pin = \"I\[13\]\", clock pin = \"clk\") is 0.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.729 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.729 ns decode_unit:decode_unit0\|I_reg\[13\] 3 REG LCFF_X20_Y6_N25 13 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 13; REG Node = 'decode_unit:decode_unit0\|I_reg\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl decode_unit:decode_unit0|I_reg[13] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.71 % ) " "Info: Total cell delay = 1.766 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[13] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[13] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.885 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns I\[13\] 1 PIN PIN_22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 2; PIN Node = 'I\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[13] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.206 ns) 2.777 ns decode_unit:decode_unit0\|I_reg\[13\]~715 2 COMB LCCOMB_X20_Y6_N24 1 " "Info: 2: + IC(1.471 ns) + CELL(0.206 ns) = 2.777 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg\[13\]~715'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { I[13] decode_unit:decode_unit0|I_reg[13]~715 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.885 ns decode_unit:decode_unit0\|I_reg\[13\] 3 REG LCFF_X20_Y6_N25 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.885 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 13; REG Node = 'decode_unit:decode_unit0\|I_reg\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decode_unit:decode_unit0|I_reg[13]~715 decode_unit:decode_unit0|I_reg[13] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 49.01 % ) " "Info: Total cell delay = 1.414 ns ( 49.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.471 ns ( 50.99 % ) " "Info: Total interconnect delay = 1.471 ns ( 50.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { I[13] decode_unit:decode_unit0|I_reg[13]~715 decode_unit:decode_unit0|I_reg[13] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { I[13] {} I[13]~combout {} decode_unit:decode_unit0|I_reg[13]~715 {} decode_unit:decode_unit0|I_reg[13] {} } { 0.000ns 0.000ns 1.471ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[13] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[13] {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { I[13] decode_unit:decode_unit0|I_reg[13]~715 decode_unit:decode_unit0|I_reg[13] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { I[13] {} I[13]~combout {} decode_unit:decode_unit0|I_reg[13]~715 {} decode_unit:decode_unit0|I_reg[13] {} } { 0.000ns 0.000ns 1.471ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 12:34:38 2020 " "Info: Processing ended: Mon Oct 05 12:34:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
