!SESSION 2017-03-29 19:04:36.721 -----------------------------------------------
eclipse.buildId=2016.3
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk

!ENTRY org.eclipse.ui 2 0 2017-03-29 19:04:39.084
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-29 19:04:39.084
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2017-03-29 19:04:40.316
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-29 19:04:40.316
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:45.200
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:45.205
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:45.209
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:45.210
!MESSAGE XSCT Command: [setws /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:45.951
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:45.951
!MESSAGE XSCT command with result: [setws /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:46.137
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:46.482
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:46.517
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:46.520
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Mar 29 18:43:07 2017",
"vivado_version": "2016.3",
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:46.523
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:46.544
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"Common_Resources_clk_wiz_0": {"hier_name": "Common_Resources_clk_wiz_0",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"Common_Resources_mdm_1": {"hier_name": "Common_Resources_mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"Common_Resources_rst_clk_wiz_0_100M": {"hier_name": "Common_Resources_rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_iic_0": {"hier_name": "MB_Sys0_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_uartlite_0": {"hier_name": "MB_Sys0_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_microblaze_0": {"hier_name": "MB_Sys0_microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys0_microblaze_0_axi_intc": {"hier_name": "MB_Sys0_microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys0_microblaze_0_axi_periph": {"hier_name": "MB_Sys0_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_lmb_bram": {"hier_name": "MB_Sys0_microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys0_microblaze_0_xlconcat": {"hier_name": "MB_Sys0_microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_iic_0": {"hier_name": "MB_Sys1_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_uartlite_0": {"hier_name": "MB_Sys1_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_microblaze_1": {"hier_name": "MB_Sys1_microblaze_1",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys1_microblaze_1_axi_intc": {"hier_name": "MB_Sys1_microblaze_1_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys1_microblaze_1_axi_periph": {"hier_name": "MB_Sys1_microblaze_1_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_lmb_bram": {"hier_name": "MB_Sys1_microblaze_1_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys1_microblaze_1_xlconcat": {"hier_name": "MB_Sys1_microblaze_1_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_iic_0": {"hier_name": "MB_Sys2_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_uartlite_0": {"hier_name": "MB_Sys2_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_microblaze_2": {"hier_name": "MB_Sys2_microblaze_2",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys2_microblaze_2_axi_intc": {"hier_name": "MB_Sys2_microblaze_2_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys2_microblaze_2_axi_periph": {"hier_name": "MB_Sys2_microblaze_2_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_lmb_bram": {"hier_name": "MB_Sys2_microblaze_2_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys2_microblaze_2_xlconcat": {"hier_name": "MB_Sys2_microblaze_2_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-6

!ENTRY org.eclipse.jface 2 0 2017-03-29 19:04:47.796
!MESSAGE The image could not be loaded: URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/tutorials.gif)
!STACK 0
org.eclipse.jface.resource.DeviceResourceException: Unable to create resource URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/tutorials.gif)
	at org.eclipse.jface.resource.ImageDescriptor.createResource(ImageDescriptor.java:166)
	at org.eclipse.jface.resource.DeviceResourceManager.allocate(DeviceResourceManager.java:52)
	at org.eclipse.jface.resource.AbstractResourceManager.create(AbstractResourceManager.java:86)
	at org.eclipse.jface.resource.ResourceManager.createImageWithDefault(ResourceManager.java:192)
	at org.eclipse.jface.resource.ImageRegistry.get(ImageRegistry.java:214)
	at org.eclipse.ui.internal.intro.impl.util.ImageUtil.getImage(ImageUtil.java:137)
	at org.eclipse.ui.internal.intro.impl.swt.SharedStyleManager.getImage(SharedStyleManager.java:213)
	at org.eclipse.ui.internal.intro.impl.swt.PageStyleManager.getImage(PageStyleManager.java:488)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createImageHyperlink(RootPageForm.java:300)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:271)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:269)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createRootPageContent(RootPageForm.java:231)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createPartControl(RootPageForm.java:193)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createMainPageBook(FormIntroPartImplementation.java:168)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.dynamicCreatePartControl(FormIntroPartImplementation.java:137)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createPartControl(FormIntroPartImplementation.java:99)
	at org.eclipse.ui.internal.intro.impl.model.IntroPartPresentation.createPartControl(IntroPartPresentation.java:231)
	at org.eclipse.ui.intro.config.CustomizableIntroPart.createPartControl(CustomizableIntroPart.java:203)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.createPartControl(ViewIntroAdapterPart.java:142)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.createPartControl(CompatibilityPart.java:151)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityView.createPartControl(CompatibilityView.java:143)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.create(CompatibilityPart.java:341)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:879)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.internalMake(InjectorImpl.java:345)
	at org.eclipse.e4.core.internal.di.InjectorImpl.make(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.make(ContextInjectionFactory.java:162)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.createFromBundle(ReflectionContributionFactory.java:104)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.doCreate(ReflectionContributionFactory.java:73)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.create(ReflectionContributionFactory.java:55)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributedPartRenderer.createWidget(ContributedPartRenderer.java:129)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$1.run(PartRenderingEngine.java:525)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:509)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.createWidget(ElementReferenceRenderer.java:69)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl$1.handleEvent(PartServiceImpl.java:104)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler$1.run(UIEventHandler.java:40)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.handleEvent(UIEventHandler.java:36)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.ElementContainerImpl.setSelectedElement(ElementContainerImpl.java:171)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:108)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:658)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:142)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:83)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.workbench.addons.cleanupaddon.CleanupAddon.subscribeRenderingChanged(CleanupAddon.java:296)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler$1.run(UIEventObjectSupplier.java:56)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler.handleEvent(UIEventObjectSupplier.java:53)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.showElementInWindow(ModelServiceImpl.java:489)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.bringToTop(ModelServiceImpl.java:458)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.delegateBringToTop(PartServiceImpl.java:724)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:701)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:639)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:634)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.showPart(PartServiceImpl.java:1157)
	at org.eclipse.ui.internal.WorkbenchPage.showPart(WorkbenchPage.java:1275)
	at org.eclipse.ui.internal.WorkbenchPage.busyShowView(WorkbenchPage.java:1266)
	at org.eclipse.ui.internal.WorkbenchPage$12.run(WorkbenchPage.java:4211)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4207)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4187)
	at org.eclipse.ui.internal.WorkbenchIntroManager.createIntro(WorkbenchIntroManager.java:171)
	at org.eclipse.ui.internal.WorkbenchIntroManager.showIntro(WorkbenchIntroManager.java:118)
	at org.eclipse.ui.application.WorkbenchWindowAdvisor.openIntro(WorkbenchWindowAdvisor.java:190)
	at org.eclipse.ui.internal.ide.application.IDEWorkbenchWindowAdvisor.openIntro(IDEWorkbenchWindowAdvisor.java:567)
	at org.eclipse.ui.internal.WorkbenchWindow.setup(WorkbenchWindow.java:775)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:86)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.inject(ContextInjectionFactory.java:73)
	at org.eclipse.ui.internal.Workbench.createWorkbenchWindow(Workbench.java:1486)
	at org.eclipse.ui.internal.Workbench.getActiveWorkbenchWindow(Workbench.java:1460)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.updateActiveShell(WorkbenchSourceProvider.java:944)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.getCurrentState(WorkbenchSourceProvider.java:138)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider$6.handleEvent(WorkbenchSourceProvider.java:704)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.filterEvent(Display.java:1550)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1326)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1351)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1332)
	at org.eclipse.swt.widgets.Shell.gtk_focus_in_event(Shell.java:1365)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:1963)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:5590)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4717)
	at org.eclipse.swt.internal.gtk.OS._gtk_main_do_event(Native Method)
	at org.eclipse.swt.internal.gtk.OS.gtk_main_do_event(OS.java:9272)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1225)
	at org.eclipse.swt.internal.gtk.OS._g_main_context_iteration(Native Method)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(OS.java:2422)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3428)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)

!ENTRY org.eclipse.jface 2 0 2017-03-29 19:04:47.810
!MESSAGE The image could not be loaded: URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/whatsnew.gif)
!STACK 0
org.eclipse.jface.resource.DeviceResourceException: Unable to create resource URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/whatsnew.gif)
	at org.eclipse.jface.resource.ImageDescriptor.createResource(ImageDescriptor.java:166)
	at org.eclipse.jface.resource.DeviceResourceManager.allocate(DeviceResourceManager.java:52)
	at org.eclipse.jface.resource.AbstractResourceManager.create(AbstractResourceManager.java:86)
	at org.eclipse.jface.resource.ResourceManager.createImageWithDefault(ResourceManager.java:192)
	at org.eclipse.jface.resource.ImageRegistry.get(ImageRegistry.java:214)
	at org.eclipse.ui.internal.intro.impl.util.ImageUtil.getImage(ImageUtil.java:137)
	at org.eclipse.ui.internal.intro.impl.swt.SharedStyleManager.getImage(SharedStyleManager.java:213)
	at org.eclipse.ui.internal.intro.impl.swt.PageStyleManager.getImage(PageStyleManager.java:488)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createImageHyperlink(RootPageForm.java:300)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:271)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:269)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createRootPageContent(RootPageForm.java:231)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createPartControl(RootPageForm.java:193)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createMainPageBook(FormIntroPartImplementation.java:168)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.dynamicCreatePartControl(FormIntroPartImplementation.java:137)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createPartControl(FormIntroPartImplementation.java:99)
	at org.eclipse.ui.internal.intro.impl.model.IntroPartPresentation.createPartControl(IntroPartPresentation.java:231)
	at org.eclipse.ui.intro.config.CustomizableIntroPart.createPartControl(CustomizableIntroPart.java:203)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.createPartControl(ViewIntroAdapterPart.java:142)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.createPartControl(CompatibilityPart.java:151)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityView.createPartControl(CompatibilityView.java:143)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.create(CompatibilityPart.java:341)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:879)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.internalMake(InjectorImpl.java:345)
	at org.eclipse.e4.core.internal.di.InjectorImpl.make(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.make(ContextInjectionFactory.java:162)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.createFromBundle(ReflectionContributionFactory.java:104)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.doCreate(ReflectionContributionFactory.java:73)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.create(ReflectionContributionFactory.java:55)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributedPartRenderer.createWidget(ContributedPartRenderer.java:129)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$1.run(PartRenderingEngine.java:525)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:509)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.createWidget(ElementReferenceRenderer.java:69)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl$1.handleEvent(PartServiceImpl.java:104)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler$1.run(UIEventHandler.java:40)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.handleEvent(UIEventHandler.java:36)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.ElementContainerImpl.setSelectedElement(ElementContainerImpl.java:171)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:108)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:658)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:142)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:83)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.workbench.addons.cleanupaddon.CleanupAddon.subscribeRenderingChanged(CleanupAddon.java:296)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler$1.run(UIEventObjectSupplier.java:56)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler.handleEvent(UIEventObjectSupplier.java:53)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.showElementInWindow(ModelServiceImpl.java:489)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.bringToTop(ModelServiceImpl.java:458)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.delegateBringToTop(PartServiceImpl.java:724)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:701)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:639)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:634)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.showPart(PartServiceImpl.java:1157)
	at org.eclipse.ui.internal.WorkbenchPage.showPart(WorkbenchPage.java:1275)
	at org.eclipse.ui.internal.WorkbenchPage.busyShowView(WorkbenchPage.java:1266)
	at org.eclipse.ui.internal.WorkbenchPage$12.run(WorkbenchPage.java:4211)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4207)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4187)
	at org.eclipse.ui.internal.WorkbenchIntroManager.createIntro(WorkbenchIntroManager.java:171)
	at org.eclipse.ui.internal.WorkbenchIntroManager.showIntro(WorkbenchIntroManager.java:118)
	at org.eclipse.ui.application.WorkbenchWindowAdvisor.openIntro(WorkbenchWindowAdvisor.java:190)
	at org.eclipse.ui.internal.ide.application.IDEWorkbenchWindowAdvisor.openIntro(IDEWorkbenchWindowAdvisor.java:567)
	at org.eclipse.ui.internal.WorkbenchWindow.setup(WorkbenchWindow.java:775)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:86)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.inject(ContextInjectionFactory.java:73)
	at org.eclipse.ui.internal.Workbench.createWorkbenchWindow(Workbench.java:1486)
	at org.eclipse.ui.internal.Workbench.getActiveWorkbenchWindow(Workbench.java:1460)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.updateActiveShell(WorkbenchSourceProvider.java:944)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.getCurrentState(WorkbenchSourceProvider.java:138)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider$6.handleEvent(WorkbenchSourceProvider.java:704)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.filterEvent(Display.java:1550)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1326)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1351)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1332)
	at org.eclipse.swt.widgets.Shell.gtk_focus_in_event(Shell.java:1365)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:1963)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:5590)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4717)
	at org.eclipse.swt.internal.gtk.OS._gtk_main_do_event(Native Method)
	at org.eclipse.swt.internal.gtk.OS.gtk_main_do_event(OS.java:9272)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1225)
	at org.eclipse.swt.internal.gtk.OS._g_main_context_iteration(Native Method)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(OS.java:2422)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3428)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)

!ENTRY org.eclipse.jface 2 0 2017-03-29 19:04:47.816
!MESSAGE The image could not be loaded: URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/webresources.gif)
!STACK 0
org.eclipse.jface.resource.DeviceResourceException: Unable to create resource URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/webresources.gif)
	at org.eclipse.jface.resource.ImageDescriptor.createResource(ImageDescriptor.java:166)
	at org.eclipse.jface.resource.DeviceResourceManager.allocate(DeviceResourceManager.java:52)
	at org.eclipse.jface.resource.AbstractResourceManager.create(AbstractResourceManager.java:86)
	at org.eclipse.jface.resource.ResourceManager.createImageWithDefault(ResourceManager.java:192)
	at org.eclipse.jface.resource.ImageRegistry.get(ImageRegistry.java:214)
	at org.eclipse.ui.internal.intro.impl.util.ImageUtil.getImage(ImageUtil.java:137)
	at org.eclipse.ui.internal.intro.impl.swt.SharedStyleManager.getImage(SharedStyleManager.java:213)
	at org.eclipse.ui.internal.intro.impl.swt.PageStyleManager.getImage(PageStyleManager.java:488)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createImageHyperlink(RootPageForm.java:300)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:271)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:269)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createRootPageContent(RootPageForm.java:231)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createPartControl(RootPageForm.java:193)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createMainPageBook(FormIntroPartImplementation.java:168)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.dynamicCreatePartControl(FormIntroPartImplementation.java:137)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createPartControl(FormIntroPartImplementation.java:99)
	at org.eclipse.ui.internal.intro.impl.model.IntroPartPresentation.createPartControl(IntroPartPresentation.java:231)
	at org.eclipse.ui.intro.config.CustomizableIntroPart.createPartControl(CustomizableIntroPart.java:203)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.createPartControl(ViewIntroAdapterPart.java:142)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.createPartControl(CompatibilityPart.java:151)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityView.createPartControl(CompatibilityView.java:143)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.create(CompatibilityPart.java:341)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:879)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.internalMake(InjectorImpl.java:345)
	at org.eclipse.e4.core.internal.di.InjectorImpl.make(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.make(ContextInjectionFactory.java:162)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.createFromBundle(ReflectionContributionFactory.java:104)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.doCreate(ReflectionContributionFactory.java:73)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.create(ReflectionContributionFactory.java:55)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributedPartRenderer.createWidget(ContributedPartRenderer.java:129)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$1.run(PartRenderingEngine.java:525)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:509)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.createWidget(ElementReferenceRenderer.java:69)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl$1.handleEvent(PartServiceImpl.java:104)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler$1.run(UIEventHandler.java:40)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.handleEvent(UIEventHandler.java:36)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.ElementContainerImpl.setSelectedElement(ElementContainerImpl.java:171)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:108)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:658)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:142)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:83)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.workbench.addons.cleanupaddon.CleanupAddon.subscribeRenderingChanged(CleanupAddon.java:296)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler$1.run(UIEventObjectSupplier.java:56)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler.handleEvent(UIEventObjectSupplier.java:53)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.showElementInWindow(ModelServiceImpl.java:489)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.bringToTop(ModelServiceImpl.java:458)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.delegateBringToTop(PartServiceImpl.java:724)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:701)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:639)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:634)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.showPart(PartServiceImpl.java:1157)
	at org.eclipse.ui.internal.WorkbenchPage.showPart(WorkbenchPage.java:1275)
	at org.eclipse.ui.internal.WorkbenchPage.busyShowView(WorkbenchPage.java:1266)
	at org.eclipse.ui.internal.WorkbenchPage$12.run(WorkbenchPage.java:4211)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4207)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4187)
	at org.eclipse.ui.internal.WorkbenchIntroManager.createIntro(WorkbenchIntroManager.java:171)
	at org.eclipse.ui.internal.WorkbenchIntroManager.showIntro(WorkbenchIntroManager.java:118)
	at org.eclipse.ui.application.WorkbenchWindowAdvisor.openIntro(WorkbenchWindowAdvisor.java:190)
	at org.eclipse.ui.internal.ide.application.IDEWorkbenchWindowAdvisor.openIntro(IDEWorkbenchWindowAdvisor.java:567)
	at org.eclipse.ui.internal.WorkbenchWindow.setup(WorkbenchWindow.java:775)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:86)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.inject(ContextInjectionFactory.java:73)
	at org.eclipse.ui.internal.Workbench.createWorkbenchWindow(Workbench.java:1486)
	at org.eclipse.ui.internal.Workbench.getActiveWorkbenchWindow(Workbench.java:1460)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.updateActiveShell(WorkbenchSourceProvider.java:944)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.getCurrentState(WorkbenchSourceProvider.java:138)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider$6.handleEvent(WorkbenchSourceProvider.java:704)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.filterEvent(Display.java:1550)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1326)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1351)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1332)
	at org.eclipse.swt.widgets.Shell.gtk_focus_in_event(Shell.java:1365)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:1963)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:5590)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4717)
	at org.eclipse.swt.internal.gtk.OS._gtk_main_do_event(Native Method)
	at org.eclipse.swt.internal.gtk.OS.gtk_main_do_event(OS.java:9272)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1225)
	at org.eclipse.swt.internal.gtk.OS._g_main_context_iteration(Native Method)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(OS.java:2422)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3428)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)

!ENTRY org.eclipse.jface 2 0 2017-03-29 19:04:47.823
!MESSAGE The image could not be loaded: URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/workbench.gif)
!STACK 0
org.eclipse.jface.resource.DeviceResourceException: Unable to create resource URLImageDescriptor(file:/root/.Xilinx/SDK/2016.3/org.eclipse.osgi/390/0/.cp/themes/xilinx/swt/workbench.gif)
	at org.eclipse.jface.resource.ImageDescriptor.createResource(ImageDescriptor.java:166)
	at org.eclipse.jface.resource.DeviceResourceManager.allocate(DeviceResourceManager.java:52)
	at org.eclipse.jface.resource.AbstractResourceManager.create(AbstractResourceManager.java:86)
	at org.eclipse.jface.resource.ResourceManager.createImageWithDefault(ResourceManager.java:192)
	at org.eclipse.jface.resource.ImageRegistry.get(ImageRegistry.java:214)
	at org.eclipse.ui.internal.intro.impl.util.ImageUtil.getImage(ImageUtil.java:137)
	at org.eclipse.ui.internal.intro.impl.swt.SharedStyleManager.getImage(SharedStyleManager.java:213)
	at org.eclipse.ui.internal.intro.impl.swt.PageStyleManager.getImage(PageStyleManager.java:488)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createImageHyperlink(RootPageForm.java:300)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createGroupContent(RootPageForm.java:271)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createRootPageContent(RootPageForm.java:231)
	at org.eclipse.ui.internal.intro.impl.swt.RootPageForm.createPartControl(RootPageForm.java:193)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createMainPageBook(FormIntroPartImplementation.java:168)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.dynamicCreatePartControl(FormIntroPartImplementation.java:137)
	at org.eclipse.ui.internal.intro.impl.presentations.FormIntroPartImplementation.createPartControl(FormIntroPartImplementation.java:99)
	at org.eclipse.ui.internal.intro.impl.model.IntroPartPresentation.createPartControl(IntroPartPresentation.java:231)
	at org.eclipse.ui.intro.config.CustomizableIntroPart.createPartControl(CustomizableIntroPart.java:203)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.createPartControl(ViewIntroAdapterPart.java:142)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.createPartControl(CompatibilityPart.java:151)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityView.createPartControl(CompatibilityView.java:143)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.create(CompatibilityPart.java:341)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:879)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.internalMake(InjectorImpl.java:345)
	at org.eclipse.e4.core.internal.di.InjectorImpl.make(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.make(ContextInjectionFactory.java:162)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.createFromBundle(ReflectionContributionFactory.java:104)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.doCreate(ReflectionContributionFactory.java:73)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.create(ReflectionContributionFactory.java:55)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributedPartRenderer.createWidget(ContributedPartRenderer.java:129)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$1.run(PartRenderingEngine.java:525)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:509)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.createWidget(ElementReferenceRenderer.java:69)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:971)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:640)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl$1.handleEvent(PartServiceImpl.java:104)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler$1.run(UIEventHandler.java:40)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.handleEvent(UIEventHandler.java:36)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.ElementContainerImpl.setSelectedElement(ElementContainerImpl.java:171)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:108)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:658)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:746)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:711)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:695)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:142)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:83)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.workbench.addons.cleanupaddon.CleanupAddon.subscribeRenderingChanged(CleanupAddon.java:296)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler$1.run(UIEventObjectSupplier.java:56)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:186)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4633)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:211)
	at org.eclipse.e4.ui.internal.di.UIEventObjectSupplier$UIEventHandler.handleEvent(UIEventObjectSupplier.java:53)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:197)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:230)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:148)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:135)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:78)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:39)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:85)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:59)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:374)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:303)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.showElementInWindow(ModelServiceImpl.java:489)
	at org.eclipse.e4.ui.internal.workbench.ModelServiceImpl.bringToTop(ModelServiceImpl.java:458)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.delegateBringToTop(PartServiceImpl.java:724)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:701)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:639)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.activate(PartServiceImpl.java:634)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.showPart(PartServiceImpl.java:1157)
	at org.eclipse.ui.internal.WorkbenchPage.showPart(WorkbenchPage.java:1275)
	at org.eclipse.ui.internal.WorkbenchPage.busyShowView(WorkbenchPage.java:1266)
	at org.eclipse.ui.internal.WorkbenchPage$12.run(WorkbenchPage.java:4211)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4207)
	at org.eclipse.ui.internal.WorkbenchPage.showView(WorkbenchPage.java:4187)
	at org.eclipse.ui.internal.WorkbenchIntroManager.createIntro(WorkbenchIntroManager.java:171)
	at org.eclipse.ui.internal.WorkbenchIntroManager.showIntro(WorkbenchIntroManager.java:118)
	at org.eclipse.ui.application.WorkbenchWindowAdvisor.openIntro(WorkbenchWindowAdvisor.java:190)
	at org.eclipse.ui.internal.ide.application.IDEWorkbenchWindowAdvisor.openIntro(IDEWorkbenchWindowAdvisor.java:567)
	at org.eclipse.ui.internal.WorkbenchWindow.setup(WorkbenchWindow.java:775)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:898)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:121)
	at org.eclipse.e4.core.internal.di.InjectorImpl.inject(InjectorImpl.java:86)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.inject(ContextInjectionFactory.java:73)
	at org.eclipse.ui.internal.Workbench.createWorkbenchWindow(Workbench.java:1486)
	at org.eclipse.ui.internal.Workbench.getActiveWorkbenchWindow(Workbench.java:1460)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.updateActiveShell(WorkbenchSourceProvider.java:944)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider.getCurrentState(WorkbenchSourceProvider.java:138)
	at org.eclipse.ui.internal.services.WorkbenchSourceProvider$6.handleEvent(WorkbenchSourceProvider.java:704)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.filterEvent(Display.java:1550)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1326)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1351)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1332)
	at org.eclipse.swt.widgets.Shell.gtk_focus_in_event(Shell.java:1365)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:1963)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:5590)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4717)
	at org.eclipse.swt.internal.gtk.OS._gtk_main_do_event(Native Method)
	at org.eclipse.swt.internal.gtk.OS.gtk_main_do_event(OS.java:9272)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1225)
	at org.eclipse.swt.internal.gtk.OS._g_main_context_iteration(Native Method)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(OS.java:2422)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3428)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:48.906
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:48.919
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Result: [null, {"MB_Sys0_axi_uartlite_0_S_AXI": {"name": "MB_Sys0_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_axi_iic_0_S_AXI": {"name": "MB_Sys0_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_axi_intc_s_axi": {"name": "MB_Sys0_microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:48.947
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:48.952
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Result: [null, {"MB_Sys1_axi_uartlite_0_S_AXI": {"name": "MB_Sys1_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_axi_iic_0_S_AXI": {"name": "MB_Sys1_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_microblaze_1_axi_intc_s_axi": {"name": "MB_Sys1_microblaze_1_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:48.974
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:48.980
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Result: [null, {"MB_Sys2_axi_uartlite_0_S_AXI": {"name": "MB_Sys2_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_axi_iic_0_S_AXI": {"name": "MB_Sys2_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_microblaze_2_axi_intc_s_axi": {"name": "MB_Sys2_microblaze_2_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.003
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf Common_Resources_mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.005
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf Common_Resources_mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.031
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.084
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.088
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.167
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Result: [null, {"MB_Sys1_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_microblaze_1_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.170
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:04:49.230
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Result: [null, {"MB_Sys2_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_microblaze_2_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.533
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.550
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"MB_Sys0_microblaze_0": {"freertos823_xilinx_v1_2": {"name": "freertos823_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_2",
},
"standalone_v6_0": {"name": "standalone",
"version": "6.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/bsp/standalone_v6_0",
},
"xilkernel_v6_4": {"name": "xilkernel",
"version": "6.4",
"desc": "Xilkernel is a simple and lightweight kernel that provides POSIX style services such as scheduling, threads, synchronization, message passing and timers. The kernel requires a programmable timer that is either built-in or attached to the processor as a peripheral.",
"compilerflags": "-D __XMK__",
"linkerflags": "-lxilkernel",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/bsp/xilkernel_v6_4",
},
},
"MB_Sys1_microblaze_1": {"freertos823_xilinx_v1_2": {"name": "freertos823_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_2",
},
"standalone_v6_0": {"name": "standalone",
"version": "6.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/bsp/standalone_v6_0",
},
"xilkernel_v6_4": {"name": "xilkernel",
"version": "6.4",
"desc": "Xilkernel is a simple and lightweight kernel that provides POSIX style services such as scheduling, threads, synchronization, message passing and timers. The kernel requires a programmable timer that is either built-in or attached to the processor as a peripheral.",
"compilerflags": "-D __XMK__",
"linkerflags": "-lxilkernel",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/bsp/xilkernel_v6_4",
},
},
"MB_Sys2_microblaze_2": {"freertos823_xilinx_v1_2": {"name": "freertos823_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/ThirdParty/bsp/freertos823_xilinx_v1_2",
},
"standalone_v6_0": {"name": "standalone",
"version": "6.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/bsp/standalone_v6_0",
},
"xilkernel_v6_4": {"name": "xilkernel",
"version": "6.4",
"desc": "Xilkernel is a simple and lightweight kernel that provides POSIX style services such as scheduling, threads, synchronization, message passing and timers. The kernel requires a programmable timer that is either built-in or attached to the processor as a peripheral.",
"compilerflags": "-D __XMK__",
"linkerflags": "-lxilkernel",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/bsp/xilkernel_v6_4",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.572
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.574
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.580
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.582
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.582
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.583
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.601
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.602
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.603
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.628
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.631
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.646
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.649
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:10.657
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:24.974
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:24.976
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:25.108
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:25.114
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:25.304
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:25.309
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:25.909
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:25.914
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:26.199
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:26.205
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:26.789
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:26.791
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:27.484
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:27.490
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:31.808
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:31.812
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:31.816
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:31.819
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:31.964
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:31.969
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:32.139
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:32.142
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:34.217
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:34.222
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:34.604
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:34.611
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:36.167
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:36.171
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:36.929
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:05:36.933
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:00.316
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:00.348
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:00.349
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:00.359
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.517
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw IMU_MB0_bsp -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp -processor MB_Sys0_microblaze_0 -os standalone -app empty_application], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.529
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw IMU_MB0_bsp -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp -processor MB_Sys0_microblaze_0 -os standalone -app empty_application], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.594
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.596
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.597
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.604
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:01.605
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.068
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.931
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.933
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.934
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.936
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.937
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.939
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.939
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.941
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.942
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.944
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.951
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.952
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.957
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.959
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.960
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.961
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.967
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.969
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.970
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.972
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.973
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.975
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.975
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.978
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.979
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:02.980
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.042
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.045
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.045
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.047
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.048
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.049
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.050
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.052
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.054
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss -app empty_application -processor MB_Sys0_microblaze_0 -os standalone -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.091
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss -app empty_application -processor MB_Sys0_microblaze_0 -os standalone -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.578
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.580
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.580
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.585
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.628
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.630
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Result: [null, MB_Sys0_axi_iic_0 MB_Sys0_axi_uartlite_0 MB_Sys0_microblaze_0_axi_intc MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.630
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.634
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"MB_Sys0_axi_iic_0": {"name": "iic",
"ver": "3.3",
},
"MB_Sys0_axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"MB_Sys0_microblaze_0_axi_intc": {"name": "intc",
"ver": "3.5",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"MB_Sys0_microblaze_0": {"name": "cpu",
"ver": "2.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.635
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.815
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"Common_Resources_clk_wiz_0": {"version": "5.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_1": {"name": "clk_wiz",
"version": "1.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_1",
},
},
},
"Common_Resources_mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
},
},
},
"Common_Resources_rst_clk_wiz_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys0_axi_iic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_3": {"name": "iic",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_3",
},
},
},
"MB_Sys0_axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
},
},
},
"MB_Sys0_microblaze_0": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_5": {"name": "cpu",
"version": "2.5",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_5",
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_5": {"name": "intc",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_5",
},
},
},
"MB_Sys0_microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"MB_Sys0_microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"MB_Sys0_microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys0_microblaze_0_local_memory_lmb_bram": {"version": "8.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys0_microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys1_axi_iic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_3": {"name": "iic",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_3",
},
},
},
"MB_Sys1_axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
},
},
},
"MB_Sys1_microblaze_1": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_5": {"name": "cpu",
"version": "2.5",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_5",
},
},
},
"MB_Sys1_microblaze_1_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_5": {"name": "intc",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_5",
},
},
},
"MB_Sys1_microblaze_1_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"MB_Sys1_microblaze_1_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"MB_Sys1_microblaze_1_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys1_microblaze_1_local_memory_lmb_bram": {"version": "8.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys1_microblaze_1_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys2_axi_iic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_3": {"name": "iic",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_3",
},
},
},
"MB_Sys2_axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
},
},
},
"MB_Sys2_microblaze_2": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_5": {"name": "cpu",
"version": "2.5",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_5",
},
},
},
"MB_Sys2_microblaze_2_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_5": {"name": "intc",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_5",
},
},
},
"MB_Sys2_microblaze_2_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"MB_Sys2_microblaze_2_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_1": {"name": "bram",
"version": "4.1",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_1",
},
},
},
"MB_Sys2_microblaze_2_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys2_microblaze_2_local_memory_lmb_bram": {"version": "8.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"MB_Sys2_microblaze_2_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.842
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.844
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.844
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.846
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.854
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.856
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.892
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:03.894
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.098
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:734)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:205)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:245)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:300)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:303)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:359)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:382)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.114
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.118
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.125
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.129
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.133
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.136
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.138
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.141
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.143
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.144
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.152
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.156
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.161
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.164
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.169
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.347
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.350
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.351
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.352
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.367
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.369
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.384
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:06:05.385
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.559
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.587
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.600
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.601
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.671
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.674
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:05.674
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:06.346
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:06.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:06.350
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:06.635
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:06.637
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:06.639
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:07.384
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:07.388
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:07.393
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:07.614
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:06:07.662
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:734)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:205)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:245)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:300)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:303)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:359)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:382)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 1 0 2017-03-29 19:06:07.889
!MESSAGE Indexed 'IMU_MB0' (0 sources, 0 headers) in 0.008 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2017-03-29 19:06:10.154
!MESSAGE Indexed 'IMU_MB0_bsp' (57 sources, 87 headers) in 2.2 sec: 2,483 declarations; 11,932 references; 38 unresolved inclusions; 5 syntax errors; 35 unresolved names (0.24%)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:04.491
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf bit], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:04.493
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf bit], Result: [null, design_1_wrapper.bit]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:04.494
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:04.497
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"MB_Sys0_microblaze_0": "design_1_i/MB_Sys0_microblaze_0:design_1_i/MB_Sys0/microblaze_0",
"MB_Sys1_microblaze_1": "design_1_i/MB_Sys1_microblaze_1:design_1_i/MB_Sys1/microblaze_1",
"MB_Sys2_microblaze_2": "design_1_i/MB_Sys2_microblaze_2:design_1_i/MB_Sys2/microblaze_2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.174
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.175
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.177
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.180
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.222
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.225
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.226
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.227
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.235
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.237
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.238
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:06.240
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.436
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.694
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.705
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.848
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.848
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.884
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.885
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.923
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:44.924
!MESSAGE XSCT Command: [fpga -file /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:46.180
!MESSAGE XSCT command with result: [fpga -file /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:46.984
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:10:46.995
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:23.087
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:23.094
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:23.101
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:23.104
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:23.105
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:23.106
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:38.668
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:38.671
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:38.671
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:38.674
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:38.674
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:38.676
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.228
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.230
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.230
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.232
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.232
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.234
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.234
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.236
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.236
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.238
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.238
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.243
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.244
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.245
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.246
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.247
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.247
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:43.249
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 19:11:44.055
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.071
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.082
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.087
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.115
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"MB_Sys0_microblaze_0": {"bscan": "2",
"index": "0",
},
"MB_Sys1_microblaze_1": {"bscan": "2",
"index": "1",
},
"MB_Sys2_microblaze_2": {"bscan": "2",
"index": "2",
},
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.119
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf Common_Resources_mdm_1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.126
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf Common_Resources_mdm_1], Result: [null, {"MB_Sys0_microblaze_0": {},
"MB_Sys1_microblaze_1": {},
"MB_Sys2_microblaze_2": {},
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.127
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf Common_Resources_mdm_1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.128
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf Common_Resources_mdm_1], Result: [null, MB_Sys0_microblaze_0 MB_Sys1_microblaze_1 MB_Sys2_microblaze_2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.135
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.142
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.143
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.145
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.156
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.158
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.163
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.165
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.172
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.179
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.182
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.185
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.192
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.198
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.200
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.202
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.212
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.233
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.234
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.283
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.283
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.334
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.335
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.345
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.346
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.347
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.348
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.352
!MESSAGE XSCT command with result: [version -server], Result: [null, 2016.3]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.352
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.353
!MESSAGE XSCT command with result: [version], Result: [null, 2016.3]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.355
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.365
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.365
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.418
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.421
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.440
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.440
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.480
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.481
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.494
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.496
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.526
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.529
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.536
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.537
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.556
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.556
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.575
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.575
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.577
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.578
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.581
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys0_microblaze_0], Result: [null, {"Clk": "100000000",
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.582
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.590
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Result: [null, {"Clk": "100000000",
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.592
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.597
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Result: [null, {"Clk": "100000000",
}]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.598
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.637
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.637
!MESSAGE XSCT Command: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.669
!MESSAGE XSCT command with result: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, design_1_wrapper]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.669
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.710
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.711
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.726
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.726
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.768
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:44.769
!MESSAGE XSCT Command: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:45.285
!MESSAGE XSCT command with result: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:45.378
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:45.448
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:45.448
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:11:45.454
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.775
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.777
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.777
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.779
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.779
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.798
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"MB_Sys0_microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g",
"default": "-g",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
"stdout": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.800
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.801
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.801
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.803
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.803
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.812
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.813
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.825
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"MB_Sys0_microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g",
"default": "-g",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
"stdout": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.829
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.830
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.830
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.831
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.837
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.838
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.839
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.862
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.863
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.875
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.879
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:41.902
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:43.543
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:43.544
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:43.617
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:43.618
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:43.855
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:43.858
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:45.350
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:45.352
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:45.778
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:45.783
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:46.250
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:46.254
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:47.019
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:47.025
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.112
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.114
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.114
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.115
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.116
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.117
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.117
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.129
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.130
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.133
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.134
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.135
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.135
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.156
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.158
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.168
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.169
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.183
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.191
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.200
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.201
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.203
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.207
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.208
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.209
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.210
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.211
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.236
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.237
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.248
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.248
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.257
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.281
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.306
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.307
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.308
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.308
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:50.322
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:53.453
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:53.520
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:53.521
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:53.532
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys1_microblaze_1 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.746
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw IMU_MB1_bsp -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp -processor MB_Sys1_microblaze_1 -os standalone -app empty_application], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.756
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw IMU_MB1_bsp -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp -processor MB_Sys1_microblaze_1 -os standalone -app empty_application], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.774
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.776
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.778
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.781
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:54.784
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.013
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.353
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.355
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.355
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.357
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.379
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.382
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1], Result: [null, MB_Sys1_axi_iic_0 MB_Sys1_axi_uartlite_0 MB_Sys1_microblaze_1_axi_intc MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.383
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.393
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"MB_Sys1_axi_iic_0": {"name": "iic",
"ver": "3.3",
},
"MB_Sys1_axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"MB_Sys1_microblaze_1_axi_intc": {"name": "intc",
"ver": "3.5",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"MB_Sys1_microblaze_1": {"name": "cpu",
"ver": "2.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.420
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.422
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.422
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.425
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.436
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.438
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.441
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:55.442
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.131
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.135
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.136
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.137
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_BARREL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.138
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.140
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.140
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.142
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_DIV], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.142
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.144
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_FPU], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.144
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.146
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_USE_HW_MUL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.147
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.149
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys1_microblaze_1 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.151
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.153
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.153
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.155
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.155
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.157
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.157
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.159
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.159
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.160
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.195
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.197
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.197
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.199
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.200
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.201
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.201
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.202
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.202
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss -app empty_application -processor MB_Sys1_microblaze_1 -os standalone -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:56.225
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss -app empty_application -processor MB_Sys1_microblaze_1 -os standalone -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1/src], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.691
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:734)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:205)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:245)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:300)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:303)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:359)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:382)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.713
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.736
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.738
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.745
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.746
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.748
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.748
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.754
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.759
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.762
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.764
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.765
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:56.767
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.035
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.038
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.040
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.040
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.093
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.095
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.095
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.509
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.517
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.517
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.519
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.530
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.532
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.545
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:40:57.546
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.782
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.784
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:57.785
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:58.079
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:58.081
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:58.082
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:58.857
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:58.858
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:58.859
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:59.096
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:40:59.099
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:734)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:205)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:245)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:300)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:303)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:359)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:382)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 1 0 2017-03-29 19:40:59.148
!MESSAGE Indexed 'IMU_MB1' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2017-03-29 19:41:00.206
!MESSAGE Indexed 'IMU_MB1_bsp' (57 sources, 87 headers) in 1.04 sec: 2,483 declarations; 11,932 references; 38 unresolved inclusions; 5 syntax errors; 35 unresolved names (0.24%)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.825
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.826
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.826
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.828
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.828
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.840
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"MB_Sys0_microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g",
"default": "-g",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
"stdout": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.840
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.842
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.842
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.843
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.844
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.845
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.845
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.846
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.846
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.847
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.848
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.858
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"MB_Sys0_microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g",
"default": "-g",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
"stdout": {"category": "",
"value": "MB_Sys0_axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "MB_Sys0_axi_uartlite_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.859
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.860
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.860
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.862
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.865
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.866
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.866
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.867
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.873
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.874
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.874
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.899
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.900
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.909
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.910
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:26.919
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys0_microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.870
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.873
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.875
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.879
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.880
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.881
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.881
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.883
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.884
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.885
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.900
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.910
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.911
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.912
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.912
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.913
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.913
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.934
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.936
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.948
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.949
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.958
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.965
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.966
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.966
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.971
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.972
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.973
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.974
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.975
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.980
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.981
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.981
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.984
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:30.985
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.014
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.016
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.025
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.026
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.035
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.045
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.054
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.054
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.055
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.056
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:31.071
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:32.729
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:32.731
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:32.808
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:32.809
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:32.993
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:32.999
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:34.390
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:34.394
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:34.759
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:34.764
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:35.165
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:35.169
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:36.800
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:36.804
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:45.765
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:45.825
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos823_xilinx standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos823_xilinx",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2016.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "",
"os": "standalone",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:45.826
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:45.834
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor MB_Sys2_microblaze_2 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.899
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw IMU_MB2_bsp -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp -processor MB_Sys2_microblaze_2 -os standalone -app empty_application], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.914
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw IMU_MB2_bsp -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp -processor MB_Sys2_microblaze_2 -os standalone -app empty_application], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.928
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.930
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.930
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.932
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"procname": "MB_Sys2_microblaze_2",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:46.932
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.162
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.500
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.502
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.502
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.504
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"procname": "MB_Sys2_microblaze_2",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.521
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.523
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2], Result: [null, MB_Sys2_axi_iic_0 MB_Sys2_axi_uartlite_0 MB_Sys2_microblaze_2_axi_intc MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.523
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.526
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"MB_Sys2_axi_iic_0": {"name": "iic",
"ver": "3.3",
},
"MB_Sys2_axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"MB_Sys2_microblaze_2_axi_intc": {"name": "intc",
"ver": "3.5",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.1",
},
"MB_Sys2_microblaze_2": {"name": "cpu",
"ver": "2.5",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.545
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.546
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.546
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.548
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"procname": "MB_Sys2_microblaze_2",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.556
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.557
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.584
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:47.585
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.258
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.262
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_REORDER_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.264
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.268
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_BARREL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.269
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.272
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.274
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.276
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_DIV], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.279
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.283
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_FPU], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.284
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.286
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_USE_HW_MUL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.287
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.293
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf MB_Sys2_microblaze_2 C_AREA_OPTIMIZED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.296
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.306
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.306
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.308
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.309
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.310
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.310
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.312
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.312
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.313
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.338
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.340
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.341
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.343
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"procname": "MB_Sys2_microblaze_2",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.344
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.345
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.346
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.348
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.350
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss -app empty_application -processor MB_Sys2_microblaze_2 -os standalone -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:48.381
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss -app empty_application -processor MB_Sys2_microblaze_2 -os standalone -dir /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2/src], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2017-03-29 19:41:48.740
!MESSAGE Indexed 'IMU_MB2' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.889
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:734)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:205)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:245)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:300)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:303)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:359)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:382)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.917
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.922
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.930
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.933
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.939
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.942
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.948
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.952
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.959
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.962
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.980
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.984
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:48.991
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.001
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.006
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.271
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.279
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.279
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.282
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"procname": "MB_Sys2_microblaze_2",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.294
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.304
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.308
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.309
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.313
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.314
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.335
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:41:49.336
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.401
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.403
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:49.405
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:50.056
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:50.058
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:50.058
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:50.340
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:50.341
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:50.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:51.164
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:51.166
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:51.166
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:51.421
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2017-03-29 19:41:51.461
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:734)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:205)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:245)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:300)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:303)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:359)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:382)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 1 0 2017-03-29 19:41:52.920
!MESSAGE Indexed 'IMU_MB2_bsp' (57 sources, 87 headers) in 1.04 sec: 2,483 declarations; 11,932 references; 38 unresolved inclusions; 5 syntax errors; 35 unresolved names (0.24%)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:42:20.196
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:42:20.199
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:10.991
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:10.995
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:10.998
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:11.012
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:11.013
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:11.052
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:11.052
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:11.080
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:11.081
!MESSAGE XSCT Command: [fpga -file /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:12.365
!MESSAGE XSCT command with result: [fpga -file /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:13.166
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:43:13.176
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:00.979
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:00.981
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:00.982
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:00.985
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:00.985
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:00.986
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:06.889
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-336

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:06.909
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-336

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 19:44:07.940
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:07.941
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:07.956
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:07.956
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:07.990
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:07.990
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.011
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.011
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.038
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.038
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.046
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.046
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.047
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.047
!MESSAGE XSCT Command: [version -server], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.048
!MESSAGE XSCT command with result: [version -server], Result: [null, 2016.3]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.048
!MESSAGE XSCT Command: [version], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.048
!MESSAGE XSCT command with result: [version], Result: [null, 2016.3]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.049
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.054
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.054
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.069
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.069
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.075
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.075
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.090
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.090
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.095
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.095
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.111
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.111
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.116
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.116
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.134
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.134
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.157
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.157
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.162
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.163
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.195
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.195
!MESSAGE XSCT Command: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.486
!MESSAGE XSCT command with result: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, design_1_wrapper_0]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.487
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.519
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.520
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.542
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.542
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.577
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:08.578
!MESSAGE XSCT Command: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:09.085
!MESSAGE XSCT command with result: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:09.122
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:09.220
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:09.221
!MESSAGE XSCT Command: [con], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:09.232
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:55.231
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:55.233
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:55.234
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:55.236
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:55.236
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:44:55.237
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:01.192
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-377

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:01.220
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-377

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 19:45:02.197
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.198
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.209
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.210
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.246
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.271
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.272
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.301
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.302
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.314
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.315
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.320
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.321
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.324
!MESSAGE XSCT command with result: [version -server], Result: [null, 2016.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.325
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.326
!MESSAGE XSCT command with result: [version], Result: [null, 2016.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.327
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.347
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.347
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.374
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.374
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.382
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.383
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.403
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.403
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.409
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.409
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.428
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.429
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.441
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.441
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.473
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.473
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.508
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.508
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.509
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.509
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.547
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.548
!MESSAGE XSCT Command: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.864
!MESSAGE XSCT command with result: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, design_1_wrapper_1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.866
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.899
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.900
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.927
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.927
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.964
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:02.964
!MESSAGE XSCT Command: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:03.472
!MESSAGE XSCT command with result: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:03.499
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:03.566
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:03.566
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:03.585
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY org.eclipse.ui 4 4 2017-03-29 19:45:40.634
!MESSAGE Unable to process element: viewright in perspective extension: null

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:49.455
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-416

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:49.458
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-416

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 19:45:50.462
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.463
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.479
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.479
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.517
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.518
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.541
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.541
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.570
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.572
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.576
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.577
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.577
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.578
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.578
!MESSAGE XSCT command with result: [version -server], Result: [null, 2016.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.578
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.579
!MESSAGE XSCT command with result: [version], Result: [null, 2016.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.579
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.585
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.585
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.611
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.611
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.627
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.627
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.652
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.653
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.659
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.659
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.679
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.680
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.685
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.686
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.702
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.703
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.720
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.721
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.724
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.725
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.759
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:50.760
!MESSAGE XSCT Command: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.075
!MESSAGE XSCT command with result: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, design_1_wrapper_2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.075
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.112
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.113
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.140
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.140
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.175
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.175
!MESSAGE XSCT Command: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.690
!MESSAGE XSCT command with result: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0/Debug/IMU_MB0.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.712
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.783
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.786
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:45:51.792
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:38.382
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:38.383
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:38.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:38.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:38.386
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:38.386
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:59.513
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-460

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:46:59.516
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-460

!ENTRY org.eclipse.core.jobs 4 2 2017-03-29 19:47:00.792
!MESSAGE An internal error occurred during: "Launching IMU_MB1.elf".
!STACK 0
java.lang.RuntimeException: No Target with ID 1 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:764)
	at com.xilinx.sdk.debug.core.internal.AppRunner.stopRun(AppRunner.java:192)
	at com.xilinx.sdk.debug.core.internal.RemoteProcess.terminate(RemoteProcess.java:132)
	at org.eclipse.debug.core.Launch.terminate(Launch.java:248)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:323)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:27.885
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:28.236
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:28.237
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:28.239
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, {"procname": "MB_Sys1_microblaze_1",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:28.240
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:28.243
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 19:47:32.179
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.180
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.288
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.289
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.404
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.405
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.428
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.428
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.455
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.456
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.485
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.485
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.486
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.486
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.487
!MESSAGE XSCT command with result: [version -server], Result: [null, 2016.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.487
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.489
!MESSAGE XSCT command with result: [version], Result: [null, 2016.3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.489
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.500
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.500
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.525
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.526
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.536
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.536
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.562
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.563
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.574
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.597
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.597
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.606
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.606
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.628
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.628
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.649
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.650
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.650
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.651
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.691
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.691
!MESSAGE XSCT Command: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.735
!MESSAGE XSCT command with result: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, design_1_wrapper_3]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.735
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.778
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.778
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.788
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.789
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.827
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:32.828
!MESSAGE XSCT Command: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1/Debug/IMU_MB1.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:33.347
!MESSAGE XSCT command with result: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB1/Debug/IMU_MB1.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:33.368
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:33.476
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:33.476
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:33.489
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:53.324
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:53.330
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:53.330
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:53.332
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, {"procname": "MB_Sys2_microblaze_2",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:53.332
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:53.332
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:59.324
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-504

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:47:59.353
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-504

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 19:48:00.337
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.338
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.355
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.355
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.371
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.372
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.395
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.396
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.429
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.429
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.459
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.460
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.462
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.463
!MESSAGE XSCT Command: [version -server], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.466
!MESSAGE XSCT command with result: [version -server], Result: [null, 2016.3]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.466
!MESSAGE XSCT Command: [version], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.467
!MESSAGE XSCT command with result: [version], Result: [null, 2016.3]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.468
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.488
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.488
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.512
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.519
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.519
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.548
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.549
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.555
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.556
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.577
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.578
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.583
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279651688A]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.584
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.602
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.602
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.622
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279651688A" && level == 0}], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.622
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.623
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.623
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.665
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:00.665
!MESSAGE XSCT Command: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.043
!MESSAGE XSCT command with result: [loadhw /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, design_1_wrapper_4]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.043
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.089
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.089
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.103
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.104
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.142
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.142
!MESSAGE XSCT Command: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2/Debug/IMU_MB2.elf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.652
!MESSAGE XSCT command with result: [dow /home/ravi/vivado_projects/multiple_microblaze/multiple_microblaze.sdk/IMU_MB2/Debug/IMU_MB2.elf], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.666
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.743
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Zybo 210279651688A"} -index 1], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.744
!MESSAGE XSCT Command: [con], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 19:48:01.747
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-29 21:54:41.383
!MESSAGE Executed Webtalk command

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 21:54:41.405
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-547

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-29 21:54:41.469
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-547

!ENTRY org.eclipse.debug.core 4 0 2017-03-29 21:54:45.251
!MESSAGE FrameworkEvent ERROR
!STACK 0
org.osgi.framework.BundleException: Exception in org.eclipse.debug.core.DebugPlugin.stop() of bundle org.eclipse.debug.core.
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:847)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.stopWorker0(EquinoxBundle.java:955)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.stopWorker(EquinoxBundle.java:323)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.decStartLevel(ModuleContainer.java:1623)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1542)
	at org.eclipse.osgi.container.SystemModule.stopWorker(SystemModule.java:248)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule.stopWorker(EquinoxBundle.java:144)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.SystemModule.stop(SystemModule.java:186)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule$1.run(EquinoxBundle.java:159)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess.issueCommand(XMDJSONProcess.java:144)
	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:762)
	at com.xilinx.sdk.debug.core.internal.AppRunner.stopRun(AppRunner.java:192)
	at com.xilinx.sdk.debug.core.internal.RemoteProcess.terminate(RemoteProcess.java:132)
	at org.eclipse.debug.core.Launch.terminate(Launch.java:248)
	at org.eclipse.debug.internal.core.LaunchManager.shutdown(LaunchManager.java:2384)
	at org.eclipse.debug.core.DebugPlugin.stop(DebugPlugin.java:660)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:827)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:820)
	... 13 more
Root exception:
java.lang.NullPointerException
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess.issueCommand(XMDJSONProcess.java:144)
	at com.xilinx.sdk.targetmanager.internal.TM.stop(TM.java:762)
	at com.xilinx.sdk.debug.core.internal.AppRunner.stopRun(AppRunner.java:192)
	at com.xilinx.sdk.debug.core.internal.RemoteProcess.terminate(RemoteProcess.java:132)
	at org.eclipse.debug.core.Launch.terminate(Launch.java:248)
	at org.eclipse.debug.internal.core.LaunchManager.shutdown(LaunchManager.java:2384)
	at org.eclipse.debug.core.DebugPlugin.stop(DebugPlugin.java:660)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:827)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:820)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.stopWorker0(EquinoxBundle.java:955)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.stopWorker(EquinoxBundle.java:323)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.decStartLevel(ModuleContainer.java:1623)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1542)
	at org.eclipse.osgi.container.SystemModule.stopWorker(SystemModule.java:248)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule.stopWorker(EquinoxBundle.java:144)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.SystemModule.stop(SystemModule.java:186)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule$1.run(EquinoxBundle.java:159)
	at java.lang.Thread.run(Thread.java:745)
!SESSION 2017-03-30 11:37:13.544 -----------------------------------------------
eclipse.buildId=2016.3
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk

!ENTRY org.eclipse.ui 2 0 2017-03-30 11:37:19.329
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 11:37:19.330
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2017-03-30 11:37:20.129
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 11:37:20.129
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.540
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.543
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.547
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.548
!MESSAGE XSCT Command: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.710
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.711
!MESSAGE XSCT command with result: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.745
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.795
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647793, Code=1}, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.796
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.799
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647799, Code=1}, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.815
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.816
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647816, Code=1}, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.836
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.838
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647837, Code=1}, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.846
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.848
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647848, Code=1}, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.850
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.852
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647851, Code=1}, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.855
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.856
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647856, Code=1}, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.869
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:27.871
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866647871, Code=1}, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:32.739
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:37:32.744
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866652743, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:03.974
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:03.975
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866683975, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:03.976
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:03.977
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11220-ravi-ThinkPad-E560/system.hdf].
, Time=1490866683977, Code=1}, ]. Thread: main
!SESSION 2017-03-30 11:38:42.848 -----------------------------------------------
eclipse.buildId=2016.3
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk

!ENTRY org.eclipse.ui 2 0 2017-03-30 11:38:45.638
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 11:38:45.638
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2017-03-30 11:38:46.396
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 11:38:46.396
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.071
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.072
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.218
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.224
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.226
!MESSAGE XSCT Command: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.227
!MESSAGE XSCT command with result: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.271
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.324
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733323, Code=1}, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.325
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.331
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733330, Code=1}, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.345
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.346
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733346, Code=1}, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.349
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.352
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733351, Code=1}, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.356
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_2/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.365
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_2/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733365, Code=1}, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.369
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.378
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733377, Code=1}, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.380
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.393
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733385, Code=1}, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.394
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:38:53.396
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866733395, Code=1}, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:39:03.293
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:39:03.294
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866743294, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:39:03.295
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:39:03.296
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866743296, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.674
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.676
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866819675, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.677
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.678
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866819677, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.679
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.680
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866819680, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.724
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.726
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866819726, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.727
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.729
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866819729, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.730
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:19.735
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866819732, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:22.111
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:22.112
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866822112, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:22.112
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:22.114
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866822113, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:30.682
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:30.831
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:30.834
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:30.947
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:30.949
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:40:30.968
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.367
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.373
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.398
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.461
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.462
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.490
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.492
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.539
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:00.540
!MESSAGE XSCT Command: [fpga -file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:01.765
!MESSAGE XSCT command with result: [fpga -file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:09.082
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:09.083
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866869083, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:09.084
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:09.085
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866869084, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.077
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.078
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.081
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.090
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279651688A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.091
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.190
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.191
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.240
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279651688A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:19.241
!MESSAGE XSCT Command: [fpga -file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:21.717
!MESSAGE XSCT command with result: [fpga -file /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:25.218
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:25.220
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866885219, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:25.227
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:25.228
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866885228, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:25.229
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:25.230
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866885229, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:35.495
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:35.496
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866895496, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:35.502
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:35.503
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866895503, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:35.504
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:35.508
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866895507, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:40.275
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:40.278
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866900276, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:40.490
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:41:40.497
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866900496, Code=1}, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-30 11:41:41.307
!MESSAGE Updating toolusage

!ENTRY org.eclipse.tcf.debug.ui 4 0 2017-03-30 11:42:02.771
!MESSAGE Unhandled exception in TCF UI
!STACK 0
java.lang.NullPointerException
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$RunControlListener.<init>(TCFBreakpointActions.java:218)
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$1.onConnected(TCFBreakpointActions.java:281)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onConnected(TCFModelManager.java:64)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$15.start(TCFLaunch.java:447)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:113)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.run(TCFLaunch.java:121)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.runLaunchSequence(TCFLaunch.java:491)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.done(BaseTcfLaunch.java:150)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch$5.run(BaseTcfLaunch.java:142)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch$1.run(BaseTcfLaunch.java:78)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.loadRegisters(BaseTcfLaunch.java:146)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.runLaunchSequence(BaseTcfLaunch.java:65)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$14.start(TCFLaunch.java:434)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:113)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$8$1.doneSubscribe(TCFLaunch.java:338)
	at org.eclipse.tcf.internal.services.remote.StreamsProxy$5.done(StreamsProxy.java:134)
	at org.eclipse.tcf.core.Command.result(Command.java:121)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1116)
	at org.eclipse.tcf.core.AbstractChannel.access$0(AbstractChannel.java:1058)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:369)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:07.913
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:07.915
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866927914, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:07.921
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:07.922
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866927922, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:07.923
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:07.924
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866927924, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:11.144
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:11.146
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866931145, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:11.153
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:42:11.155
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490866931154, Code=1}, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-30 11:42:11.865
!MESSAGE Updating toolusage

!ENTRY org.eclipse.tcf.debug.ui 4 0 2017-03-30 11:42:13.636
!MESSAGE Unhandled exception in TCF UI
!STACK 0
java.lang.NullPointerException
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$RunControlListener.<init>(TCFBreakpointActions.java:218)
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$1.onConnected(TCFBreakpointActions.java:281)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onConnected(TCFModelManager.java:64)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$15.start(TCFLaunch.java:447)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:113)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.run(TCFLaunch.java:121)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.runLaunchSequence(TCFLaunch.java:491)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.done(BaseTcfLaunch.java:150)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch$5.run(BaseTcfLaunch.java:142)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch$1.run(BaseTcfLaunch.java:78)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.loadRegisters(BaseTcfLaunch.java:146)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.runLaunchSequence(BaseTcfLaunch.java:65)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$14.start(TCFLaunch.java:434)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:113)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$8$1.doneSubscribe(TCFLaunch.java:338)
	at org.eclipse.tcf.internal.services.remote.StreamsProxy$5.done(StreamsProxy.java:134)
	at org.eclipse.tcf.core.Command.result(Command.java:121)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1116)
	at org.eclipse.tcf.core.AbstractChannel.access$0(AbstractChannel.java:1058)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:369)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:45:10.625
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:45:10.626
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490867110626, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:45:10.637
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:45:10.638
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490867110638, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:45:10.639
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:45:10.640
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490867110640, Code=1}, ]. Thread: main

!ENTRY org.eclipse.core.resources 4 2 2017-03-30 11:51:33.712
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.core.resources".
!STACK 0
java.lang.NullPointerException
	at com.xilinx.sdk.hw.HwProjectUtil.unsetProjectHwSpec(HwProjectUtil.java:587)
	at com.xilinx.sdk.hw.HwProjectUtil.disposeHwPlatform(HwProjectUtil.java:309)
	at com.xilinx.sdk.hw.internal.HwProjectDeletionHandler.handleProjectDeleted(HwProjectDeletionHandler.java:39)
	at com.xilinx.sdk.hw.internal.HwProjectDeletionHandler.resourceChanged(HwProjectDeletionHandler.java:31)
	at org.eclipse.core.internal.events.NotificationManager$1.run(NotificationManager.java:299)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.NotificationManager.notify(NotificationManager.java:289)
	at org.eclipse.core.internal.events.NotificationManager.handleEvent(NotificationManager.java:265)
	at org.eclipse.core.internal.resources.Workspace.broadcastEvent(Workspace.java:368)
	at org.eclipse.core.internal.resources.Resource.broadcastPreDeleteEvent(Resource.java:1884)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:766)
	at org.eclipse.core.internal.resources.Project.delete(Project.java:323)
	at org.eclipse.ltk.core.refactoring.resource.DeleteResourceChange.perform(DeleteResourceChange.java:160)
	at org.eclipse.ltk.core.refactoring.CompositeChange.perform(CompositeChange.java:278)
	at org.eclipse.ltk.core.refactoring.CompositeChange.perform(CompositeChange.java:278)
	at org.eclipse.ltk.core.refactoring.PerformChangeOperation$1.run(PerformChangeOperation.java:258)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at org.eclipse.ltk.core.refactoring.PerformChangeOperation.executeChange(PerformChangeOperation.java:306)
	at org.eclipse.ltk.internal.ui.refactoring.UIPerformChangeOperation.executeChange(UIPerformChangeOperation.java:92)
	at org.eclipse.ltk.core.refactoring.PerformChangeOperation.run(PerformChangeOperation.java:218)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at org.eclipse.ltk.internal.ui.refactoring.WorkbenchRunnableAdapter.run(WorkbenchRunnableAdapter.java:87)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:51:33.713
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:51:33.715
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490867493714, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:51:33.716
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:51:33.718
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490867493717, Code=1}, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:51:33.730
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:51:33.738
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [{Format=ERROR: [Common 17-1294] Unable to create directory [/home/ravi/.Xil/-11401-ravi-ThinkPad-E560/system.hdf].
, Time=1490867493738, Code=1}, ]. Thread: ModalContext
!SESSION 2017-03-30 11:52:43.870 -----------------------------------------------
eclipse.buildId=2016.3
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk

!ENTRY org.eclipse.ui 2 0 2017-03-30 11:52:47.159
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 11:52:47.159
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2017-03-30 11:52:48.673
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 11:52:48.674
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:53:02.144
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:53:02.150
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:53:02.375
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:53:02.389
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:53:02.390
!MESSAGE XSCT Command: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 11:53:02.393
!MESSAGE XSCT command with result: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Result: [null, ]. Thread: Thread-15
!SESSION 2017-03-30 13:07:47.457 -----------------------------------------------
eclipse.buildId=2016.3
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk

!ENTRY org.eclipse.ui 2 0 2017-03-30 13:07:49.918
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 13:07:49.918
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2017-03-30 13:07:50.946
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 13:07:50.946
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.353
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.360
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.360
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.369
!MESSAGE XSCT Command: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.907
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.918
!MESSAGE XSCT command with result: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:07:59.970
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:00.294
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:00.488
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.466
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.483
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.496
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Mar 29 21:07:26 2017",
"vivado_version": "2016.3",
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.498
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.533
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"Common_Resources_clk_wiz_0": {"hier_name": "Common_Resources_clk_wiz_0",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"Common_Resources_mdm_1": {"hier_name": "Common_Resources_mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"Common_Resources_rst_clk_wiz_0_100M": {"hier_name": "Common_Resources_rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_iic_0": {"hier_name": "MB_Sys0_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_uartlite_0": {"hier_name": "MB_Sys0_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_microblaze_0": {"hier_name": "MB_Sys0_microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys0_microblaze_0_axi_intc": {"hier_name": "MB_Sys0_microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys0_microblaze_0_axi_periph": {"hier_name": "MB_Sys0_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_lmb_bram": {"hier_name": "MB_Sys0_microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys0_microblaze_0_xlconcat": {"hier_name": "MB_Sys0_microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_iic_0": {"hier_name": "MB_Sys1_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_uartlite_0": {"hier_name": "MB_Sys1_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_microblaze_1": {"hier_name": "MB_Sys1_microblaze_1",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys1_microblaze_1_axi_intc": {"hier_name": "MB_Sys1_microblaze_1_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys1_microblaze_1_axi_periph": {"hier_name": "MB_Sys1_microblaze_1_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_lmb_bram": {"hier_name": "MB_Sys1_microblaze_1_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys1_microblaze_1_xlconcat": {"hier_name": "MB_Sys1_microblaze_1_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_iic_0": {"hier_name": "MB_Sys2_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_uartlite_0": {"hier_name": "MB_Sys2_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_microblaze_2": {"hier_name": "MB_Sys2_microblaze_2",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys2_microblaze_2_axi_intc": {"hier_name": "MB_Sys2_microblaze_2_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys2_microblaze_2_axi_periph": {"hier_name": "MB_Sys2_microblaze_2_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_lmb_bram": {"hier_name": "MB_Sys2_microblaze_2_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys2_microblaze_2_xlconcat": {"hier_name": "MB_Sys2_microblaze_2_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.606
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.612
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Result: [null, {"MB_Sys0_axi_uartlite_0_S_AXI": {"name": "MB_Sys0_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_axi_iic_0_S_AXI": {"name": "MB_Sys0_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_axi_intc_s_axi": {"name": "MB_Sys0_microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.636
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.642
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Result: [null, {"MB_Sys1_axi_uartlite_0_S_AXI": {"name": "MB_Sys1_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_axi_iic_0_S_AXI": {"name": "MB_Sys1_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_microblaze_1_axi_intc_s_axi": {"name": "MB_Sys1_microblaze_1_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.671
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.677
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Result: [null, {"MB_Sys2_axi_uartlite_0_S_AXI": {"name": "MB_Sys2_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_axi_iic_0_S_AXI": {"name": "MB_Sys2_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_microblaze_2_axi_intc_s_axi": {"name": "MB_Sys2_microblaze_2_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.705
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.723
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, {"MB_Sys0_axi_uartlite_0_S_AXI": {"name": "MB_Sys0_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_axi_iic_0_S_AXI": {"name": "MB_Sys0_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_axi_intc_s_axi": {"name": "MB_Sys0_microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "MEMORY",
"flags": "5",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.753
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf Common_Resources_mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.755
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf Common_Resources_mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.777
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.819
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.822
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.872
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Result: [null, {"MB_Sys1_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_microblaze_1_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.875
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.920
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Result: [null, {"MB_Sys2_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_microblaze_2_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.922
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.963
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:03.965
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:04.012
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.052
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.055
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.056
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.058
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, {"procname": "MB_Sys0_microblaze_0",
"osname": "standalone",
"osver": "6.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.059
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.069
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"Common_Resources_clk_wiz_0": {"hier_name": "Common_Resources_clk_wiz_0",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"Common_Resources_mdm_1": {"hier_name": "Common_Resources_mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"Common_Resources_rst_clk_wiz_0_100M": {"hier_name": "Common_Resources_rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_iic_0": {"hier_name": "MB_Sys0_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_uartlite_0": {"hier_name": "MB_Sys0_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_microblaze_0": {"hier_name": "MB_Sys0_microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys0_microblaze_0_axi_intc": {"hier_name": "MB_Sys0_microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys0_microblaze_0_axi_periph": {"hier_name": "MB_Sys0_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_lmb_bram": {"hier_name": "MB_Sys0_microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys0_microblaze_0_xlconcat": {"hier_name": "MB_Sys0_microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_iic_0": {"hier_name": "MB_Sys1_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_uartlite_0": {"hier_name": "MB_Sys1_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_microblaze_1": {"hier_name": "MB_Sys1_microblaze_1",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys1_microblaze_1_axi_intc": {"hier_name": "MB_Sys1_microblaze_1_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys1_microblaze_1_axi_periph": {"hier_name": "MB_Sys1_microblaze_1_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_lmb_bram": {"hier_name": "MB_Sys1_microblaze_1_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys1_microblaze_1_xlconcat": {"hier_name": "MB_Sys1_microblaze_1_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_iic_0": {"hier_name": "MB_Sys2_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_uartlite_0": {"hier_name": "MB_Sys2_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_microblaze_2": {"hier_name": "MB_Sys2_microblaze_2",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys2_microblaze_2_axi_intc": {"hier_name": "MB_Sys2_microblaze_2_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys2_microblaze_2_axi_periph": {"hier_name": "MB_Sys2_microblaze_2_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_lmb_bram": {"hier_name": "MB_Sys2_microblaze_2_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys2_microblaze_2_xlconcat": {"hier_name": "MB_Sys2_microblaze_2_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.070
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.072
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Mar 29 18:43:07 2017",
"vivado_version": "2016.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.073
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:08:58.075
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/IMU_MB0_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:09:04.237
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:09:04.239
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_0/system.hdf ], Result: [null, {"MB_Sys0_microblaze_0": "design_1_i/MB_Sys0_microblaze_0:design_1_i/MB_Sys0/microblaze_0",
"MB_Sys1_microblaze_1": "design_1_i/MB_Sys1_microblaze_1:design_1_i/MB_Sys1/microblaze_1",
"MB_Sys2_microblaze_2": "design_1_i/MB_Sys2_microblaze_2:design_1_i/MB_Sys2/microblaze_2",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2017-03-30 13:10:05.611
!MESSAGE Executed Webtalk command
!SESSION 2017-03-30 13:11:23.782 -----------------------------------------------
eclipse.buildId=2016.3
java.version=1.8.0_66
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk

!ENTRY org.eclipse.core.resources 4 567 2017-03-30 13:11:25.391
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.391
!MESSAGE Could not read metadata for 'IMU_MB0'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'IMU_MB0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.392
!MESSAGE The project description file (.project) for 'IMU_MB0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.392
!MESSAGE Could not read metadata for 'IMU_MB0_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'IMU_MB0_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.393
!MESSAGE The project description file (.project) for 'IMU_MB0_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.393
!MESSAGE Could not read metadata for 'IMU_MB1'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'IMU_MB1' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.393
!MESSAGE The project description file (.project) for 'IMU_MB1' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.393
!MESSAGE Could not read metadata for 'IMU_MB1_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'IMU_MB1_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.394
!MESSAGE The project description file (.project) for 'IMU_MB1_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.394
!MESSAGE Could not read metadata for 'IMU_MB2'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'IMU_MB2' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.394
!MESSAGE The project description file (.project) for 'IMU_MB2' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.394
!MESSAGE Could not read metadata for 'IMU_MB2_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'IMU_MB2_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.395
!MESSAGE The project description file (.project) for 'IMU_MB2_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.395
!MESSAGE Could not read metadata for 'RemoteSystemsTempFiles'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.395
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.395
!MESSAGE Could not read metadata for 'design_1_wrapper_hw_platform_0'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'design_1_wrapper_hw_platform_0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:888)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:902)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:882)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:733)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1588)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2386)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2157)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:463)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:771)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:764)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:721)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:941)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:318)
	at org.eclipse.osgi.container.Module.doStart(Module.java:571)
	at org.eclipse.osgi.container.Module.start(Module.java:439)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:454)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:531)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:324)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:327)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:398)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:352)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:344)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:160)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:140)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2017-03-30 13:11:25.396
!MESSAGE The project description file (.project) for 'design_1_wrapper_hw_platform_0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY org.eclipse.ui 2 0 2017-03-30 13:11:26.017
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 13:11:26.017
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2017-03-30 13:11:26.712
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2017-03-30 13:11:26.712
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:31.295
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:31.296
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.058
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.059
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.059
!MESSAGE XSCT Command: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.061
!MESSAGE XSCT command with result: [setws /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk], Result: [null, ]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.073
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.075
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Mar 29 21:07:26 2017",
"vivado_version": "2016.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.081
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.105
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf], Result: [null, {"Common_Resources_clk_wiz_0": {"hier_name": "Common_Resources_clk_wiz_0",
"type": "clk_wiz",
"version": "5.3",
"ip_type": "PERIPHERAL",
},
"Common_Resources_mdm_1": {"hier_name": "Common_Resources_mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"Common_Resources_rst_clk_wiz_0_100M": {"hier_name": "Common_Resources_rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_iic_0": {"hier_name": "MB_Sys0_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_axi_uartlite_0": {"hier_name": "MB_Sys0_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys0_microblaze_0": {"hier_name": "MB_Sys0_microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys0_microblaze_0_axi_intc": {"hier_name": "MB_Sys0_microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys0_microblaze_0_axi_periph": {"hier_name": "MB_Sys0_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys0_microblaze_0_local_memory_ilmb_v10": {"hier_name": "MB_Sys0_microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys0_microblaze_0_local_memory_lmb_bram": {"hier_name": "MB_Sys0_microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys0_microblaze_0_xlconcat": {"hier_name": "MB_Sys0_microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_iic_0": {"hier_name": "MB_Sys1_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_axi_uartlite_0": {"hier_name": "MB_Sys1_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys1_microblaze_1": {"hier_name": "MB_Sys1_microblaze_1",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys1_microblaze_1_axi_intc": {"hier_name": "MB_Sys1_microblaze_1_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys1_microblaze_1_axi_periph": {"hier_name": "MB_Sys1_microblaze_1_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys1_microblaze_1_local_memory_ilmb_v10": {"hier_name": "MB_Sys1_microblaze_1_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys1_microblaze_1_local_memory_lmb_bram": {"hier_name": "MB_Sys1_microblaze_1_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys1_microblaze_1_xlconcat": {"hier_name": "MB_Sys1_microblaze_1_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_iic_0": {"hier_name": "MB_Sys2_axi_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_axi_uartlite_0": {"hier_name": "MB_Sys2_axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"MB_Sys2_microblaze_2": {"hier_name": "MB_Sys2_microblaze_2",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"MB_Sys2_microblaze_2_axi_intc": {"hier_name": "MB_Sys2_microblaze_2_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"MB_Sys2_microblaze_2_axi_periph": {"hier_name": "MB_Sys2_microblaze_2_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"MB_Sys2_microblaze_2_local_memory_ilmb_v10": {"hier_name": "MB_Sys2_microblaze_2_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"MB_Sys2_microblaze_2_local_memory_lmb_bram": {"hier_name": "MB_Sys2_microblaze_2_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.3",
"ip_type": "MEMORY",
},
"MB_Sys2_microblaze_2_xlconcat": {"hier_name": "MB_Sys2_microblaze_2_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.110
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.115
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Result: [null, {"MB_Sys0_axi_uartlite_0_S_AXI": {"name": "MB_Sys0_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_axi_iic_0_S_AXI": {"name": "MB_Sys0_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_axi_intc_s_axi": {"name": "MB_Sys0_microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.134
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.138
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Result: [null, {"MB_Sys1_axi_uartlite_0_S_AXI": {"name": "MB_Sys1_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_axi_iic_0_S_AXI": {"name": "MB_Sys1_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_microblaze_1_axi_intc_s_axi": {"name": "MB_Sys1_microblaze_1_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.148
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.153
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Result: [null, {"MB_Sys2_axi_uartlite_0_S_AXI": {"name": "MB_Sys2_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_axi_iic_0_S_AXI": {"name": "MB_Sys2_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_microblaze_2_axi_intc_s_axi": {"name": "MB_Sys2_microblaze_2_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.164
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.182
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, {"MB_Sys0_axi_uartlite_0_S_AXI": {"name": "MB_Sys0_axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_axi_iic_0_S_AXI": {"name": "MB_Sys0_axi_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"MB_Sys0_microblaze_0_axi_intc_s_axi": {"name": "MB_Sys0_microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "MEMORY",
"flags": "5",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.209
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf Common_Resources_mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.211
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf Common_Resources_mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.225
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.267
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys0_microblaze_0], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys0_microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.272
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.328
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys1_microblaze_1], Result: [null, {"MB_Sys1_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_microblaze_1_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys1_microblaze_1_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys1_microblaze_1_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.332
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.373
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf MB_Sys2_microblaze_2], Result: [null, {"MB_Sys2_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_microblaze_2_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys2_microblaze_2_local_memory_dlmb_bram_if_cntlr": {},
"MB_Sys2_microblaze_2_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.376
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.422
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_0], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.424
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-03-30 13:11:33.464
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.sdk/design_1_wrapper_hw_platform_1/system.hdf ps7_cortexa9_1], Result: [null, {"MB_Sys0_axi_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"MB_Sys0_microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "2",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "2",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "2",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main
