<h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-"><time datetime="2021-08-05" class="date-past">05 Aug 2021</time> </h2><p><br/></p><p><strong>ARCH</strong></p><ul><li>Updated Arch doc for trace and debug with perf events due EOD</li><li>Trace register TraceMe set by default and reserved for interface where it is not supported </li><li>Event handling CSR updates for be provided FOD </li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL">RTL</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering<ul><li>WIP CONC-7677</li></ul></li><li>Debug and Trace<ul><li>capture RTL ready with parameterized accumulators by Monday<ul><li>more complete version on Wednesday </li></ul></li></ul></li><li>Event handling <ul><li>nothing, other than pending updates to CSRs</li></ul></li><li>Resiliency<ul><li>work started on address protection and network protection  </li></ul></li><li>Timing optimization (NXP at 1.3GHz)<ul><li>DII down to mid 30 lol form 44 </li><li>DII is 23 ps range DMI is 28ps range (IO path)</li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV">DV</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <br/><ul><li>generate stimulus for Cacheable and bufferable transactions to DII from IAOIU  </li></ul></li><li>Debug and Trace<ul><li>working on trace accumulate SB  </li></ul></li><li>Event handling <ul><li>will start regressions form tomorrow </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf">Perf</h3><ul><li style="list-style-type: none;"><ul><li>1024 size transaction issue <ul><li>fix in modle </li></ul></li><li>Working on Multi master cases </li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW">SW</h3><ul><li>nothing pending </li></ul><h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-.1"><time datetime="2021-07-15" class="date-past">15 Jul 2021</time> </h2><p><br/></p><p><br/></p><p><strong>ARCH</strong></p><ul><li>Error handling for event handling </li><li>Trace me bit update</li><li>specify the CSR offsets </li><li>Update connectivity table to include DtwDbg</li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL.1">RTL</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering<ul><li>(7677) Multi line issue, 2 transactions hitting 2 different GPRAs RTL behaviour is as expected.   <ul><li>Need to debug discrepancy between waves and logs </li><li>possibly same as 7678</li></ul></li><li>Need to verify if the Hazard check is implemented or not (may remove this from the spec)</li><li>Need to mark the legacy modes as reserved in CPRs </li></ul></li><li>Debug and Trace<ul><li>clarification on CSR naming </li><li>RTL availability for DV my Monday 07/19</li></ul></li><li>Event handling <ul><li>IOAIU integration in works should be in today</li><li>DCE SysEvent and Exclusive monitoring is still pending</li><li>SysReq are Opcode in CPRs </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV.1">DV</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <br/><ul><li>Nothing new other than open bugs </li></ul></li><li>Debug and Trace<ul><li>HW cfg 44 used to do bring up </li><li>Block level Scoreboard must be updated to check for TM bit </li></ul></li><li>Event handling <ul><li>nothing new, hopefully Bring up early next week <ul><li>need to update SMI sequence to check for Sys messages </li></ul></li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf.1">Perf</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering<ul><li>Need to confirm when IOAIU sends DtwPartial in RTL </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW.1">SW</h3><ul><li>Need to add DtwDbgReq and DtwDbgRsp on concerto mux </li><li>Need to add the mem type parameter for DVE  </li></ul><h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-.2"><time datetime="2021-07-08" class="date-past">08 Jul 2021</time> </h2><p><br/></p><p><br/></p><p>ARCH</p><ul><li>Error handling for event handling</li><li>network mapping  </li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL.2">RTL</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <ul><li>Possible read BW fix in works, need to clean up possible regression failures</li><li>Debugging 7677 and 7678</li><li>Need to verify if the Hazard check is implemented or not (may remove this from the spec)</li></ul></li><li>Debug and Trace <ul><li>MicorArch is done</li><li>CSR CPR initial definition is done </li><li>Trace trigger block is done   </li><li>Capture done ETA 07/09</li><li>Accumulate block ETA 07/12</li></ul></li><li>Event handling <ul><li>On schedule pending Arch open issues above  </li><li>integration demo done.</li></ul></li><li>DMI <ul><li>CONC-7598 - possible fix provided </li><li>CONC-7578 - need to work on this</li></ul></li><li>DCE <ul><li>Two open issues related to single caching agent </li><li>ReadUnique issue does not apply to single caching agent </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV.2">DV</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <br/><ul><li>Nothing new other than open bugs </li></ul></li><li>Debug and Trace<ul><li>no issues on track </li></ul></li><li>Event handling <ul><li>test plan review on scheduled for Monday </li></ul></li><li>DMI<ul><li>CONC-7598 - going to run full random configuration </li><li>CONC-7584 - need command to reproduce this </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf.2">Perf</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <ul><li>need investigate the test cases where correlation with RTL is off, think this is related to width adaptors</li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW.2">SW</h3><p><br/></p><h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-.3"><time datetime="2021-07-01" class="date-past">01 Jul 2021</time> </h2><p><br/></p><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL.3">RTL</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <ul><li>We are seeing performance degradation with PCIe ordering enabled in relaxed mode <ul><li>Made a fix that seems to resolve the issue need to verify possible timing issue.</li><li>Need to verify if reads also has this issue</li></ul></li></ul><ul><li>Need to verify if the Hazard check is implemented or not </li></ul></li><li>Debug and Trace<ul><li>Micro Arch initial review done and making update based on feedback</li><li>have initial tACHL for Acumulator block </li><li>Initial CSR CPR files  </li></ul></li><li>Event and Sysco Req<ul><li>Micro Arch spec is updated on confluence, review on 07/02</li><li>created packet CPR files for SysReq and SysRsp </li><li>Going to work in integrating to CHI AIU </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV.3">DV</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <br/><ul><li>Kevin to rerun the test case once Eric changes are in </li><li>will update the TCL to make QoS starvation threshold to 192 </li><li>Regression pass rate <ul><li>98%, 2 open JIRAs related to ordering issues</li></ul></li></ul></li><li>Debug and Trace <ul><li>working on the DV plan and will present it today to the team </li></ul></li><li>Event and Sysco Req<ul><li>test plan in works</li></ul></li><li>Fsys regressions <ul><li>running into timeout issues other than this don't see any significant failure signatures. </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf.3">Perf</h3><ul><li style="list-style-type: none;"><ul><li>PCIe <ul><li>meets the expected performance </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW.3">SW</h3><ul><li>Provided additional routes and mapping for Debug and trace.  <ul><li>New encoding for DtwDbgReq and DtwDbgRsp</li></ul></li><li>New encoding for SysReq and SysRsp</li></ul><p><br/></p><p><br/></p><h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-.4"><time datetime="2021-06-24" class="date-past">24 Jun 2021</time> </h2><p><br/></p><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL.4">RTL</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <ul><li>Spec has been updated to change to StrReq</li><li>IOAIU fixes CONC-7639, 7641 &amp; 7652 </li></ul></li><li>Performance counters <ul><li>created empty shell component </li><li>working on getting parameter translation to sym stat block coded</li></ul></li><li>Event and SyscoReq handling<ul><li>Started working on MicroArch</li><li>Will update the conc message CPRs</li><li>Schedule link <a class="confluence-userlink user-mention" data-account-id="622a20dea1245000688ba084" href="https://arterisip.atlassian.net/wiki/people/622a20dea1245000688ba084?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Akarsh Hebbar (Deactivated)</a>  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160258/Ncore+3.2+HW+Event+handling+SYSCMD+microarchitecture+and+RTL+development+timeline" data-linked-resource-id="16160258" data-linked-resource-version="8" data-linked-resource-type="page">Ncore 3.2 HW Event handling/SYSCMD microarchitecture and RTL development timeline</a></li></ul></li><li>Debug and Trace <ul><li>Micro arch in development </li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a>  to provide the trace register offset</li><li> CMUX update needed </li><li>Schedule link <a class="confluence-userlink user-mention" data-account-id="622a20dea1245000688ba084" href="https://arterisip.atlassian.net/wiki/people/622a20dea1245000688ba084?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Akarsh Hebbar (Deactivated)</a> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160254/Ncore+3.2+debug+trace+microarchitecture+and+RTL+development+timeline" data-linked-resource-id="16160254" data-linked-resource-version="11" data-linked-resource-type="page">Ncore 3.2 debug &amp; trace microarchitecture and RTL development timeline</a></li></ul></li><li>Synthesis<ul><li>TSMC 7<ul><li>NXP IOAIU congestion issue under debug </li><li>Ncore 3 Cfg 10 results published at 1.6GHz<ul><li>DCE/DMI and DII violations need to evaluate </li><li>seeing 2% congestion on IOAIU </li></ul></li></ul></li><li>TSMC 5<ul><li>using 7 memories, need to get the TSMC 5 memories in  </li></ul></li><li>working on using Synopsis formal verification for LEC</li></ul></li><li>DCE<ul><li>Resolve Read Uniq bug  </li></ul></li><li>MISC<br/><ul><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> triage open JIRAs and move to owners </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV.4">DV</h3><ul><li style="list-style-type: none;"><ul><li>PCIe ordering <br/><ul><li>Fsys we are still seeing lots of failures 83% pass rate  <ul><li>2 open JIRA issues related to IOAIU <ul><li>Hang case (Jira to be filed) </li><li>X assertion issue </li></ul></li><li>Need to debug other hang issues in full sys</li><li>Need to tirage DMI issues<ul><li>Reassigned owners <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37a38678e900705d8d68" href="https://arterisip.atlassian.net/wiki/people/624b37a38678e900705d8d68?ref=confluence" target="_blank" data-linked-resource-id="789395" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ronak Salamat</a></li></ul></li></ul></li></ul></li><li>MISC<ul><li><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a> to look into possibly move to latests Legato and hw-lib</li><li>Need to look into using synopsis memories model simulation with error injection </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf.4">Perf</h3><ul><li style="list-style-type: none;"><ul><li>Miss match at NCAIU2 in Models after RTL fixes is related to not having Async implemented in models <ul><li>making updates to the models</li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW.4">SW</h3><ul><li>Need to add additional routes to DVE for DtwDebug </li><li>Need parameter updates for Debug and Trace</li><li>Need parameter updates for Event and sysco handling <ul><li> SysReq and SysRsp needs to be added in</li></ul></li></ul><p><br/></p><h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-.5"><time datetime="2021-06-17" class="date-past">17 Jun 2021</time> </h2><p><br/></p><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL.5">RTL</h3><ul><li style="list-style-type: none;"><ul><li>DII<ul><li>To be fixed issue related to wrong target ID</li></ul></li><li>IOAIU <ul><li>experimental run<ul><li>reverted the IOAIU RTL to older version (ioaiu_control file)</li></ul></li><li>Main branch <ul><li>latency difference, needs spec update (DtrRsp- DtrReq)</li><li>2 ovl failures need to debug one</li><li>6 error cases   </li></ul></li><li>Interleaving issue <ul><li>interleaving across cachelines does exist</li></ul></li></ul></li><li>Memory Wrappers <ul><li>nothing new here </li></ul></li><li>Synthesis<ul><li>NXP runs<ul><li>IOAIU 6% congestion issue in the latest design.  </li><li>DMI paths look to be same as previous runs </li></ul></li><li>Working on running HW cfg 10 synthesis <ul><li>Need to generate memory wrappers and start the runs </li></ul></li></ul></li><li>Need to assign someone to do LEC between DV and synthesis RTL </li><li>DCE<ul><li>bit_en parameter user settable</li><li>Resolve Read Uniq bug ETA 06/11 </li></ul></li><li>MISC<br/><ul><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> triage open JIRAs and move to owners </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV.5">DV</h3><ul><li style="list-style-type: none;"><ul><li>DII<ul><li>Have to update the checkers for ordering error related to random regression failures</li></ul></li><li>IOAIU <ul><li>experimental run<ul><li>going to run the test on the branch created</li></ul></li><li>Main branch<ul><li>60% pass rate,<ul><li>Total 3K failures </li><li>MPF1 issue to be fixed (1K failures)</li><li>10% error related issues </li></ul></li><li>Start running perf test cases</li></ul></li></ul></li><li>enable error injection for both NONE and synopsis memory </li><li>Need to look into using synopsis memories model simulation with error injection </li><li>32 bit user bits <ul><li>testing done</li></ul></li><li>MISC<ul><li><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a> to look into possibly move to latests Legato and hw-litb</li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf.5">Perf</h3><ul><li style="list-style-type: none;"><ul><li>DII<ul><li>Made the changes for skid buffer bypass. need to test it.</li></ul></li><li>IOAIU<ul><li>PCIe ordering implementation is done, testing in progress  </li></ul></li><li>Working on correlating Models and RTL on the performance side <ul><li>Fixed DMI skid buffer issue </li><li>still have open issues </li></ul></li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW.5">SW</h3><ul><li>Network connectivity, fixed other than DVE redundant routes on CN network </li></ul><p><br/></p><h2 id="Ncore3.2RTL/DV/SW/PerfSyncup-.6"><time datetime="2021-06-10" class="date-past">10 Jun 2021</time> </h2><p><br/></p><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-RTL.6">RTL</h3><ul><li>DII<ul><li>Need to look at Posted writes bypassing other writes when CMOs are in the buffer </li></ul></li><li>IOAIU <ul><li>debugging multi line DTR issue  </li><li>RTL does not support the hazard feature yet. </li><li>CONC-7627 DVM hang issue. Needs further debug </li></ul></li><li>Memory Wrappers <ul><li>RTL done and merged into the main Ncore 3 branch</li><li>Synthesis<ul><li>working on memory wrappers will have results by 06/14</li></ul></li></ul></li><li>DCE<ul><li>bit_en parameter user settable</li><li>Resolve Read Uniq bug ETA 06/11 </li></ul></li><li>MISC<br/><ul><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> triage open JIRAs and move to owners </li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-DV.6">DV</h3><ul><li>DII<ul><li>checkers in place for bypassing, don't have enough data to qualify pass rates<ul><li>Will have stats by next week </li></ul></li></ul></li><li>IOAIU <ul><li>45% pass rate with most failures related to ordering </li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-7621" rel="nofollow" style="text-decoration: none;">CONC-7621</a> need to rerun with top of the tree</li></ul></li><li>Memory Wrappers <ul><li>Final verification with assertions pending ETA 06/16</li></ul></li><li>32 bit user bits <ul><li>testing pending (not a requirement for 06/18 delivery)</li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-Perf.6">Perf</h3><ul><li>DII<ul><li>Need to start on the PCIe ordering changes in DII </li></ul></li><li>IOAIU<ul><li>working on Table 5,6 &amp; 7 event dependencies should be done by 06/15</li></ul></li></ul><h3 id="Ncore3.2RTL/DV/SW/PerfSyncup-SW.6">SW</h3><ul><li>Network connectivity <ul><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> review MAES-3355 </li><li>Testing in progress ETA - 06/10 EOD. </li><li>Will look into marking redundant routes as warning instead of error; missing required routes will be errors  </li></ul></li></ul><p><br/></p>