!Device
manufacturer: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
part_number: ESP32-C3
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: AES
  description: AES (Advanced Encryption Standard) Accelerator
  base_addr: 0x6003a000
  size: 0xbc
  registers:
  - !Register
    name: KEY_0
    addr: 0x0
    size_bits: 32
    description: Key material key_0 configure register
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_0 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_1
    addr: 0x4
    size_bits: 32
    description: Key material key_1 configure register
    fields:
    - !Field
      name: KEY_1
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_1 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_2
    addr: 0x8
    size_bits: 32
    description: Key material key_2 configure register
    fields:
    - !Field
      name: KEY_2
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_2 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_3
    addr: 0xc
    size_bits: 32
    description: Key material key_3 configure register
    fields:
    - !Field
      name: KEY_3
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_3 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_4
    addr: 0x10
    size_bits: 32
    description: Key material key_4 configure register
    fields:
    - !Field
      name: KEY_4
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_4 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_5
    addr: 0x14
    size_bits: 32
    description: Key material key_5 configure register
    fields:
    - !Field
      name: KEY_5
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_5 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_6
    addr: 0x18
    size_bits: 32
    description: Key material key_6 configure register
    fields:
    - !Field
      name: KEY_6
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_6 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_7
    addr: 0x1c
    size_bits: 32
    description: Key material key_7 configure register
    fields:
    - !Field
      name: KEY_7
      bit_offset: 0
      bit_width: 32
      description: This bits stores key_7 that is a part of key material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_0
    addr: 0x20
    size_bits: 32
    description: source text material text_in_0 configure register
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_in_0 that is a part of source text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_1
    addr: 0x24
    size_bits: 32
    description: source text material text_in_1 configure register
    fields:
    - !Field
      name: TEXT_IN_1
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_in_1 that is a part of source text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_2
    addr: 0x28
    size_bits: 32
    description: source text material text_in_2 configure register
    fields:
    - !Field
      name: TEXT_IN_2
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_in_2 that is a part of source text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_3
    addr: 0x2c
    size_bits: 32
    description: source text material text_in_3 configure register
    fields:
    - !Field
      name: TEXT_IN_3
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_in_3 that is a part of source text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_0
    addr: 0x30
    size_bits: 32
    description: result text material text_out_0 configure register
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_out_0 that is a part of result text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_1
    addr: 0x34
    size_bits: 32
    description: result text material text_out_1 configure register
    fields:
    - !Field
      name: TEXT_OUT_1
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_out_1 that is a part of result text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_2
    addr: 0x38
    size_bits: 32
    description: result text material text_out_2 configure register
    fields:
    - !Field
      name: TEXT_OUT_2
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_out_2 that is a part of result text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_3
    addr: 0x3c
    size_bits: 32
    description: result text material text_out_3 configure register
    fields:
    - !Field
      name: TEXT_OUT_3
      bit_offset: 0
      bit_width: 32
      description: This bits stores text_out_3 that is a part of result text material.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODE
    addr: 0x40
    size_bits: 32
    description: AES Mode register
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: 'This bits decides which one operation mode will be used. 3''d0:
        AES-EN-128, 3''d1: AES-EN-192, 3''d2: AES-EN-256, 3''d4: AES-DE-128, 3''d5:
        AES-DE-192, 3''d6: AES-DE-256.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDIAN
    addr: 0x44
    size_bits: 32
    description: AES Endian configure register
    fields:
    - !Field
      name: ENDIAN
      bit_offset: 0
      bit_width: 6
      description: endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4]
        text_out endian or out_stream endian
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIGGER
    addr: 0x48
    size_bits: 32
    description: AES trigger register
    fields:
    - !Field
      name: TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start AES calculation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x4c
    size_bits: 32
    description: AES state register
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 2
      description: 'Those bits shows AES status. For typical AES, 0: idle, 1: busy.
        For DMA-AES, 0: idle, 1: busy, 2: calculation_done.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_ENABLE
    addr: 0x90
    size_bits: 32
    description: DMA-AES working mode register
    fields:
    - !Field
      name: DMA_ENABLE
      bit_offset: 0
      bit_width: 1
      description: '1''b0: typical AES working mode, 1''b1: DMA-AES working mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLOCK_MODE
    addr: 0x94
    size_bits: 32
    description: AES cipher block mode register
    fields:
    - !Field
      name: BLOCK_MODE
      bit_offset: 0
      bit_width: 3
      description: 'Those bits decides which block mode will be used. 0x0: ECB, 0x1:
        CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLOCK_NUM
    addr: 0x98
    size_bits: 32
    description: AES block number register
    fields:
    - !Field
      name: BLOCK_NUM
      bit_offset: 0
      bit_width: 32
      description: Those bits stores the number of Plaintext/ciphertext block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INC_SEL
    addr: 0x9c
    size_bits: 32
    description: Standard incrementing function configure register
    fields:
    - !Field
      name: INC_SEL
      bit_offset: 0
      bit_width: 1
      description: 'This bit decides the standard incrementing function. 0: INC32.
        1: INC128.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: AAD_BLOCK_NUM
    addr: 0xa0
    size_bits: 32
    description: Additional Authential Data block number register
    fields:
    - !Field
      name: AAD_BLOCK_NUM
      bit_offset: 0
      bit_width: 32
      description: Those bits stores the number of AAD block.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REMAINDER_BIT_NUM
    addr: 0xa4
    size_bits: 32
    description: AES remainder bit number register
    fields:
    - !Field
      name: REMAINDER_BIT_NUM
      bit_offset: 0
      bit_width: 7
      description: Those bits stores the number of remainder bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONTINUE
    addr: 0xa8
    size_bits: 32
    description: AES continue register
    fields:
    - !Field
      name: CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to continue GCM operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_CLEAR
    addr: 0xac
    size_bits: 32
    description: AES Interrupt clear register
    fields:
    - !Field
      name: INT_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the AES interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0xb0
    size_bits: 32
    description: AES Interrupt enable register
    fields:
    - !Field
      name: INT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable interrupt that occurs when DMA-AES calculation
        is done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xb4
    size_bits: 32
    description: AES version control register
    reset_value: 0x20191210
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: This bits stores the version information of AES.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_EXIT
    addr: 0xb8
    size_bits: 32
    description: AES-DMA exit config
    fields:
    - !Field
      name: DMA_EXIT
      bit_offset: 0
      bit_width: 1
      description: Set this register to leave calculation done stage. Recommend to
        use it after software finishes reading DMA's output buffer.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IV_MEM[0]
    addr: 0x50
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[1]
    addr: 0x51
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[2]
    addr: 0x52
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[3]
    addr: 0x53
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[4]
    addr: 0x54
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[5]
    addr: 0x55
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[6]
    addr: 0x56
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[7]
    addr: 0x57
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[8]
    addr: 0x58
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[9]
    addr: 0x59
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[10]
    addr: 0x5a
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[11]
    addr: 0x5b
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[12]
    addr: 0x5c
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[13]
    addr: 0x5d
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[14]
    addr: 0x5e
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: IV_MEM[15]
    addr: 0x5f
    size_bits: 8
    description: The memory that stores initialization vector
    fields: []
  - !Register
    name: H_MEM[0]
    addr: 0x60
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[1]
    addr: 0x61
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[2]
    addr: 0x62
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[3]
    addr: 0x63
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[4]
    addr: 0x64
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[5]
    addr: 0x65
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[6]
    addr: 0x66
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[7]
    addr: 0x67
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[8]
    addr: 0x68
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[9]
    addr: 0x69
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[10]
    addr: 0x6a
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[11]
    addr: 0x6b
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[12]
    addr: 0x6c
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[13]
    addr: 0x6d
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[14]
    addr: 0x6e
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: H_MEM[15]
    addr: 0x6f
    size_bits: 8
    description: The memory that stores GCM hash subkey
    fields: []
  - !Register
    name: J0_MEM[0]
    addr: 0x70
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[1]
    addr: 0x71
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[2]
    addr: 0x72
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[3]
    addr: 0x73
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[4]
    addr: 0x74
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[5]
    addr: 0x75
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[6]
    addr: 0x76
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[7]
    addr: 0x77
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[8]
    addr: 0x78
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[9]
    addr: 0x79
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[10]
    addr: 0x7a
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[11]
    addr: 0x7b
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[12]
    addr: 0x7c
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[13]
    addr: 0x7d
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[14]
    addr: 0x7e
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: J0_MEM[15]
    addr: 0x7f
    size_bits: 8
    description: The memory that stores J0
    fields: []
  - !Register
    name: T0_MEM[0]
    addr: 0x80
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[1]
    addr: 0x81
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[2]
    addr: 0x82
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[3]
    addr: 0x83
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[4]
    addr: 0x84
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[5]
    addr: 0x85
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[6]
    addr: 0x86
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[7]
    addr: 0x87
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[8]
    addr: 0x88
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[9]
    addr: 0x89
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[10]
    addr: 0x8a
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[11]
    addr: 0x8b
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[12]
    addr: 0x8c
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[13]
    addr: 0x8d
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[14]
    addr: 0x8e
    size_bits: 8
    description: The memory that stores T0
    fields: []
  - !Register
    name: T0_MEM[15]
    addr: 0x8f
    size_bits: 8
    description: The memory that stores T0
    fields: []
- !Module
  name: APB_CTRL
  description: Advanced Peripheral Bus Controller
  base_addr: 0x60026000
  size: 0xa0
  registers:
  - !Register
    name: SYSCLK_CONF
    addr: 0x0
    size_bits: 32
    description: APB_CTRL_SYSCLK_CONF_REG
    reset_value: 0x1
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      description: reg_pre_div_cnt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_320M_EN
      bit_offset: 10
      bit_width: 1
      description: reg_clk_320m_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      description: reg_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_TICK_CNT
      bit_offset: 12
      bit_width: 1
      description: reg_rst_tick_cnt
      read_allowed: true
      write_allowed: true
  - !Register
    name: TICK_CONF
    addr: 0x4
    size_bits: 32
    description: APB_CTRL_TICK_CONF_REG
    reset_value: 0x10727
    fields:
    - !Field
      name: XTAL_TICK_NUM
      bit_offset: 0
      bit_width: 8
      description: reg_xtal_tick_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_TICK_NUM
      bit_offset: 8
      bit_width: 8
      description: reg_ck8m_tick_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_ENABLE
      bit_offset: 16
      bit_width: 1
      description: reg_tick_enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_OUT_EN
    addr: 0x8
    size_bits: 32
    description: APB_CTRL_CLK_OUT_EN_REG
    reset_value: 0x7ff
    fields:
    - !Field
      name: CLK20_OEN
      bit_offset: 0
      bit_width: 1
      description: reg_clk20_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK22_OEN
      bit_offset: 1
      bit_width: 1
      description: reg_clk22_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK44_OEN
      bit_offset: 2
      bit_width: 1
      description: reg_clk44_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_BB_OEN
      bit_offset: 3
      bit_width: 1
      description: reg_clk_bb_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK80_OEN
      bit_offset: 4
      bit_width: 1
      description: reg_clk80_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK160_OEN
      bit_offset: 5
      bit_width: 1
      description: reg_clk160_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_320M_OEN
      bit_offset: 6
      bit_width: 1
      description: reg_clk_320m_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_ADC_INF_OEN
      bit_offset: 7
      bit_width: 1
      description: reg_clk_adc_inf_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DAC_CPU_OEN
      bit_offset: 8
      bit_width: 1
      description: reg_clk_dac_cpu_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK40X_BB_OEN
      bit_offset: 9
      bit_width: 1
      description: reg_clk40x_bb_oen
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_XTAL_OEN
      bit_offset: 10
      bit_width: 1
      description: reg_clk_xtal_oen
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_BB_CFG
    addr: 0xc
    size_bits: 32
    description: APB_CTRL_WIFI_BB_CFG_REG
    fields:
    - !Field
      name: WIFI_BB_CFG
      bit_offset: 0
      bit_width: 32
      description: reg_wifi_bb_cfg
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_BB_CFG_2
    addr: 0x10
    size_bits: 32
    description: APB_CTRL_WIFI_BB_CFG_2_REG
    fields:
    - !Field
      name: WIFI_BB_CFG_2
      bit_offset: 0
      bit_width: 32
      description: reg_wifi_bb_cfg_2
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_CLK_EN
    addr: 0x14
    size_bits: 32
    description: APB_CTRL_WIFI_CLK_EN_REG
    reset_value: 0xfffce030
    fields:
    - !Field
      name: WIFI_CLK_EN
      bit_offset: 0
      bit_width: 32
      description: reg_wifi_clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: WIFI_RST_EN
    addr: 0x18
    size_bits: 32
    description: APB_CTRL_WIFI_RST_EN_REG
    fields:
    - !Field
      name: WIFI_RST
      bit_offset: 0
      bit_width: 32
      description: reg_wifi_rst
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOST_INF_SEL
    addr: 0x1c
    size_bits: 32
    description: APB_CTRL_HOST_INF_SEL_REG
    fields:
    - !Field
      name: PERI_IO_SWAP
      bit_offset: 0
      bit_width: 8
      description: reg_peri_io_swap
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_MEM_PMS_LOCK
    addr: 0x20
    size_bits: 32
    description: APB_CTRL_EXT_MEM_PMS_LOCK_REG
    fields:
    - !Field
      name: EXT_MEM_PMS_LOCK
      bit_offset: 0
      bit_width: 1
      description: reg_ext_mem_pms_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE0_ATTR
    addr: 0x28
    size_bits: 32
    description: APB_CTRL_FLASH_ACE0_ATTR_REG
    reset_value: 0x3
    fields:
    - !Field
      name: FLASH_ACE0_ATTR
      bit_offset: 0
      bit_width: 2
      description: reg_flash_ace0_attr
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE1_ATTR
    addr: 0x2c
    size_bits: 32
    description: APB_CTRL_FLASH_ACE1_ATTR_REG
    reset_value: 0x3
    fields:
    - !Field
      name: FLASH_ACE1_ATTR
      bit_offset: 0
      bit_width: 2
      description: reg_flash_ace1_attr
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE2_ATTR
    addr: 0x30
    size_bits: 32
    description: APB_CTRL_FLASH_ACE2_ATTR_REG
    reset_value: 0x3
    fields:
    - !Field
      name: FLASH_ACE2_ATTR
      bit_offset: 0
      bit_width: 2
      description: reg_flash_ace2_attr
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE3_ATTR
    addr: 0x34
    size_bits: 32
    description: APB_CTRL_FLASH_ACE3_ATTR_REG
    reset_value: 0x3
    fields:
    - !Field
      name: FLASH_ACE3_ATTR
      bit_offset: 0
      bit_width: 2
      description: reg_flash_ace3_attr
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE0_ADDR
    addr: 0x38
    size_bits: 32
    description: APB_CTRL_FLASH_ACE0_ADDR_REG
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: reg_flash_ace0_addr_s
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE1_ADDR
    addr: 0x3c
    size_bits: 32
    description: APB_CTRL_FLASH_ACE1_ADDR_REG
    reset_value: 0x400000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: reg_flash_ace1_addr_s
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE2_ADDR
    addr: 0x40
    size_bits: 32
    description: APB_CTRL_FLASH_ACE2_ADDR_REG
    reset_value: 0x800000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: reg_flash_ace2_addr_s
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE3_ADDR
    addr: 0x44
    size_bits: 32
    description: APB_CTRL_FLASH_ACE3_ADDR_REG
    reset_value: 0xc00000
    fields:
    - !Field
      name: S
      bit_offset: 0
      bit_width: 32
      description: reg_flash_ace3_addr_s
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE0_SIZE
    addr: 0x48
    size_bits: 32
    description: APB_CTRL_FLASH_ACE0_SIZE_REG
    reset_value: 0x400
    fields:
    - !Field
      name: FLASH_ACE0_SIZE
      bit_offset: 0
      bit_width: 13
      description: reg_flash_ace0_size
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE1_SIZE
    addr: 0x4c
    size_bits: 32
    description: APB_CTRL_FLASH_ACE1_SIZE_REG
    reset_value: 0x400
    fields:
    - !Field
      name: FLASH_ACE1_SIZE
      bit_offset: 0
      bit_width: 13
      description: reg_flash_ace1_size
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE2_SIZE
    addr: 0x50
    size_bits: 32
    description: APB_CTRL_FLASH_ACE2_SIZE_REG
    reset_value: 0x400
    fields:
    - !Field
      name: FLASH_ACE2_SIZE
      bit_offset: 0
      bit_width: 13
      description: reg_flash_ace2_size
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_ACE3_SIZE
    addr: 0x54
    size_bits: 32
    description: APB_CTRL_FLASH_ACE3_SIZE_REG
    reset_value: 0x400
    fields:
    - !Field
      name: FLASH_ACE3_SIZE
      bit_offset: 0
      bit_width: 13
      description: reg_flash_ace3_size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_MEM_PMS_CTRL
    addr: 0x88
    size_bits: 32
    description: APB_CTRL_SPI_MEM_PMS_CTRL_REG
    fields:
    - !Field
      name: SPI_MEM_REJECT_INT
      bit_offset: 0
      bit_width: 1
      description: reg_spi_mem_reject_int
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_MEM_REJECT_CLR
      bit_offset: 1
      bit_width: 1
      description: reg_spi_mem_reject_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: SPI_MEM_REJECT_CDE
      bit_offset: 2
      bit_width: 5
      description: reg_spi_mem_reject_cde
      read_allowed: true
      write_allowed: false
  - !Register
    name: SPI_MEM_REJECT_ADDR
    addr: 0x8c
    size_bits: 32
    description: APB_CTRL_SPI_MEM_REJECT_ADDR_REG
    fields:
    - !Field
      name: SPI_MEM_REJECT_ADDR
      bit_offset: 0
      bit_width: 32
      description: reg_spi_mem_reject_addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDIO_CTRL
    addr: 0x90
    size_bits: 32
    description: APB_CTRL_SDIO_CTRL_REG
    fields:
    - !Field
      name: SDIO_WIN_ACCESS_EN
      bit_offset: 0
      bit_width: 1
      description: reg_sdio_win_access_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: REDCY_SIG0
    addr: 0x94
    size_bits: 32
    description: APB_CTRL_REDCY_SIG0_REG
    fields:
    - !Field
      name: REDCY_SIG0
      bit_offset: 0
      bit_width: 31
      description: reg_redcy_sig0
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDCY_ANDOR
      bit_offset: 31
      bit_width: 1
      description: reg_redcy_andor
      read_allowed: true
      write_allowed: false
  - !Register
    name: REDCY_SIG1
    addr: 0x98
    size_bits: 32
    description: APB_CTRL_REDCY_SIG1_REG
    fields:
    - !Field
      name: REDCY_SIG1
      bit_offset: 0
      bit_width: 31
      description: reg_redcy_sig1
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDCY_NANDOR
      bit_offset: 31
      bit_width: 1
      description: reg_redcy_nandor
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRONT_END_MEM_PD
    addr: 0x9c
    size_bits: 32
    description: APB_CTRL_FRONT_END_MEM_PD_REG
    reset_value: 0x15
    fields:
    - !Field
      name: AGC_MEM_FORCE_PU
      bit_offset: 0
      bit_width: 1
      description: reg_agc_mem_force_pu
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: reg_agc_mem_force_pd
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBUS_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: reg_pbus_mem_force_pu
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBUS_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: reg_pbus_mem_force_pd
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: reg_dc_mem_force_pu
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_MEM_FORCE_PD
      bit_offset: 5
      bit_width: 1
      description: reg_dc_mem_force_pd
      read_allowed: true
      write_allowed: true
  - !Register
    name: RETENTION_CTRL
    addr: 0xa0
    size_bits: 32
    description: APB_CTRL_RETENTION_CTRL_REG
    fields:
    - !Field
      name: RETENTION_LINK_ADDR
      bit_offset: 0
      bit_width: 27
      description: reg_retention_link_addr
      read_allowed: true
      write_allowed: true
    - !Field
      name: NOBYPASS_CPU_ISO_RST
      bit_offset: 27
      bit_width: 1
      description: reg_nobypass_cpu_iso_rst
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKGATE_FORCE_ON
    addr: 0xa4
    size_bits: 32
    description: APB_CTRL_CLKGATE_FORCE_ON_REG
    reset_value: 0x3f
    fields:
    - !Field
      name: ROM_CLKGATE_FORCE_ON
      bit_offset: 0
      bit_width: 2
      description: reg_rom_clkgate_force_on
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_CLKGATE_FORCE_ON
      bit_offset: 2
      bit_width: 4
      description: reg_sram_clkgate_force_on
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_POWER_DOWN
    addr: 0xa8
    size_bits: 32
    description: APB_CTRL_MEM_POWER_DOWN_REG
    fields:
    - !Field
      name: ROM_POWER_DOWN
      bit_offset: 0
      bit_width: 2
      description: reg_rom_power_down
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_POWER_DOWN
      bit_offset: 2
      bit_width: 4
      description: reg_sram_power_down
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_POWER_UP
    addr: 0xac
    size_bits: 32
    description: APB_CTRL_MEM_POWER_UP_REG
    reset_value: 0x3f
    fields:
    - !Field
      name: ROM_POWER_UP
      bit_offset: 0
      bit_width: 2
      description: reg_rom_power_up
      read_allowed: true
      write_allowed: true
    - !Field
      name: SRAM_POWER_UP
      bit_offset: 2
      bit_width: 4
      description: reg_sram_power_up
      read_allowed: true
      write_allowed: true
  - !Register
    name: RND_DATA
    addr: 0xb0
    size_bits: 32
    description: APB_CTRL_RND_DATA_REG
    fields:
    - !Field
      name: RND_DATA
      bit_offset: 0
      bit_width: 32
      description: reg_rnd_data
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERI_BACKUP_CONFIG
    addr: 0xb4
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_CONFIG_REG
    reset_value: 0x6480
    fields:
    - !Field
      name: PERI_BACKUP_FLOW_ERR
      bit_offset: 1
      bit_width: 2
      description: reg_peri_backup_flow_err
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERI_BACKUP_BURST_LIMIT
      bit_offset: 4
      bit_width: 5
      description: reg_peri_backup_burst_limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: PERI_BACKUP_TOUT_THRES
      bit_offset: 9
      bit_width: 10
      description: reg_peri_backup_tout_thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: PERI_BACKUP_SIZE
      bit_offset: 19
      bit_width: 10
      description: reg_peri_backup_size
      read_allowed: true
      write_allowed: true
    - !Field
      name: PERI_BACKUP_START
      bit_offset: 29
      bit_width: 1
      description: reg_peri_backup_start
      read_allowed: false
      write_allowed: true
    - !Field
      name: PERI_BACKUP_TO_MEM
      bit_offset: 30
      bit_width: 1
      description: reg_peri_backup_to_mem
      read_allowed: true
      write_allowed: true
    - !Field
      name: PERI_BACKUP_ENA
      bit_offset: 31
      bit_width: 1
      description: reg_peri_backup_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_BACKUP_APB_ADDR
    addr: 0xb8
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_APB_ADDR_REG
    fields:
    - !Field
      name: BACKUP_APB_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: reg_backup_apb_start_addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_BACKUP_MEM_ADDR
    addr: 0xbc
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_MEM_ADDR_REG
    fields:
    - !Field
      name: BACKUP_MEM_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: reg_backup_mem_start_addr
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_BACKUP_INT_RAW
    addr: 0xc0
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_INT_RAW_REG
    fields:
    - !Field
      name: PERI_BACKUP_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: reg_peri_backup_done_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERI_BACKUP_ERR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: reg_peri_backup_err_int_raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERI_BACKUP_INT_ST
    addr: 0xc4
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_INT_ST_REG
    fields:
    - !Field
      name: PERI_BACKUP_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: reg_peri_backup_done_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERI_BACKUP_ERR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: reg_peri_backup_err_int_st
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERI_BACKUP_INT_ENA
    addr: 0xc8
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_INT_ENA_REG
    fields:
    - !Field
      name: PERI_BACKUP_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: reg_peri_backup_done_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: PERI_BACKUP_ERR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: reg_peri_backup_err_int_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERI_BACKUP_INT_CLR
    addr: 0xd0
    size_bits: 32
    description: APB_CTRL_PERI_BACKUP_INT_CLR_REG
    fields:
    - !Field
      name: PERI_BACKUP_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: reg_peri_backup_done_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: PERI_BACKUP_ERR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: reg_peri_backup_err_int_clr
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: APB_CTRL_DATE_REG
    reset_value: 0x2007210
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: reg_dateVersion control
      read_allowed: true
      write_allowed: true
- !Module
  name: APB_SARADC
  description: Successive Approximation Register Analog to Digital Converter
  base_addr: 0x60040000
  size: 0x68
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x40038240
    fields:
    - !Field
      name: SARADC_START_FORCE
      bit_offset: 0
      bit_width: 1
      description: select software enable saradc sample
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_START
      bit_offset: 1
      bit_width: 1
      description: software enable saradc sample
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_GATED
      bit_offset: 6
      bit_width: 1
      description: SAR clock gated
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_CLK_DIV
      bit_offset: 7
      bit_width: 8
      description: SAR clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_PATT_LEN
      bit_offset: 15
      bit_width: 3
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR_PATT_P_CLEAR
      bit_offset: 23
      bit_width: 1
      description: clear the pointer of pattern table for DIG ADC1 CTRL
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_XPD_SAR_FORCE
      bit_offset: 27
      bit_width: 2
      description: force option to xpd sar blocks
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_WAIT_ARB_CYCLE
      bit_offset: 30
      bit_width: 2
      description: wait arbit signal stable after sar_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x4
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0xa1fe
    fields:
    - !Field
      name: SARADC_MEAS_NUM_LIMIT
      bit_offset: 0
      bit_width: 1
      description: enable max meas num
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_MAX_MEAS_NUM
      bit_offset: 1
      bit_width: 8
      description: max conversion number
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR1_INV
      bit_offset: 9
      bit_width: 1
      description: '1: data to DIG ADC1 CTRL is inverted, otherwise not'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_SAR2_INV
      bit_offset: 10
      bit_width: 1
      description: '1: data to DIG ADC2 CTRL is inverted, otherwise not'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_TIMER_TARGET
      bit_offset: 12
      bit_width: 12
      description: to set saradc timer target
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_TIMER_EN
      bit_offset: 24
      bit_width: 1
      description: to enable saradc timer trigger
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CTRL1
    addr: 0x8
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: APB_SARADC_FILTER_FACTOR1
      bit_offset: 26
      bit_width: 3
      description: Factor of saradc filter1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_FILTER_FACTOR0
      bit_offset: 29
      bit_width: 3
      description: Factor of saradc filter0
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM_WAIT
    addr: 0xc
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0xff0808
    fields:
    - !Field
      name: SARADC_XPD_WAIT
      bit_offset: 0
      bit_width: 8
      description: saradc_xpd_wait
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_RSTB_WAIT
      bit_offset: 8
      bit_width: 8
      description: saradc_rstb_wait
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_STANDBY_WAIT
      bit_offset: 16
      bit_width: 8
      description: saradc_standby_wait
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_STATUS
    addr: 0x10
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: SARADC_SAR1_STATUS
      bit_offset: 0
      bit_width: 32
      description: saradc1 status about data and channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR2_STATUS
    addr: 0x14
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: SARADC_SAR2_STATUS
      bit_offset: 0
      bit_width: 32
      description: saradc2 status about data and channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_PATT_TAB1
    addr: 0x18
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: SARADC_SAR_PATT_TAB1
      bit_offset: 0
      bit_width: 24
      description: item 0 ~ 3 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_PATT_TAB2
    addr: 0x1c
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: SARADC_SAR_PATT_TAB2
      bit_offset: 0
      bit_width: 24
      description: Item 4 ~ 7 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ONETIME_SAMPLE
    addr: 0x20
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x1a000000
    fields:
    - !Field
      name: SARADC_ONETIME_ATTEN
      bit_offset: 23
      bit_width: 2
      description: configure onetime atten
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_ONETIME_CHANNEL
      bit_offset: 25
      bit_width: 4
      description: configure onetime channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC_ONETIME_START
      bit_offset: 29
      bit_width: 1
      description: trigger adc onetime sample
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC2_ONETIME_SAMPLE
      bit_offset: 30
      bit_width: 1
      description: enable adc2 onetime sample
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC1_ONETIME_SAMPLE
      bit_offset: 31
      bit_width: 1
      description: enable adc1 onetime sample
      read_allowed: true
      write_allowed: true
  - !Register
    name: ARB_CTRL
    addr: 0x24
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x900
    fields:
    - !Field
      name: ADC_ARB_APB_FORCE
      bit_offset: 2
      bit_width: 1
      description: adc2 arbiter force to enableapb controller
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_RTC_FORCE
      bit_offset: 3
      bit_width: 1
      description: adc2 arbiter force to enable rtc controller
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_WIFI_FORCE
      bit_offset: 4
      bit_width: 1
      description: adc2 arbiter force to enable wifi controller
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_GRANT_FORCE
      bit_offset: 5
      bit_width: 1
      description: adc2 arbiter force grant
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_APB_PRIORITY
      bit_offset: 6
      bit_width: 2
      description: Set adc2 arbiterapb priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_RTC_PRIORITY
      bit_offset: 8
      bit_width: 2
      description: Set adc2 arbiter rtc priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_WIFI_PRIORITY
      bit_offset: 10
      bit_width: 2
      description: Set adc2 arbiter wifi priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_FIX_PRIORITY
      bit_offset: 12
      bit_width: 1
      description: adc2 arbiter uses fixed priority
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CTRL0
    addr: 0x28
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x3740000
    fields:
    - !Field
      name: APB_SARADC_FILTER_CHANNEL1
      bit_offset: 18
      bit_width: 4
      description: configure filter1 to adc channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_FILTER_CHANNEL0
      bit_offset: 22
      bit_width: 4
      description: configure filter0 to adc channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_FILTER_RESET
      bit_offset: 31
      bit_width: 1
      description: enable apb_adc1_filter
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1DATA_STATUS
    addr: 0x2c
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: APB_SARADC1_DATA
      bit_offset: 0
      bit_width: 17
      description: saradc1 data
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR2DATA_STATUS
    addr: 0x30
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: APB_SARADC2_DATA
      bit_offset: 0
      bit_width: 17
      description: saradc2 data
      read_allowed: true
      write_allowed: false
  - !Register
    name: THRES0_CTRL
    addr: 0x34
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x3ffed
    fields:
    - !Field
      name: APB_SARADC_THRES0_CHANNEL
      bit_offset: 0
      bit_width: 4
      description: configure thres0 to adc channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_HIGH
      bit_offset: 5
      bit_width: 13
      description: saradc thres0 monitor thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_LOW
      bit_offset: 18
      bit_width: 13
      description: saradc thres0 monitor thres
      read_allowed: true
      write_allowed: true
  - !Register
    name: THRES1_CTRL
    addr: 0x38
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x3ffed
    fields:
    - !Field
      name: APB_SARADC_THRES1_CHANNEL
      bit_offset: 0
      bit_width: 4
      description: configure thres1 to adc channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES1_HIGH
      bit_offset: 5
      bit_width: 13
      description: saradc thres1 monitor thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES1_LOW
      bit_offset: 18
      bit_width: 13
      description: saradc thres1 monitor thres
      read_allowed: true
      write_allowed: true
  - !Register
    name: THRES_CTRL
    addr: 0x3c
    size_bits: 32
    description: digital saradc configure register
    fields:
    - !Field
      name: APB_SARADC_THRES_ALL_EN
      bit_offset: 27
      bit_width: 1
      description: enable thres to all channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES1_EN
      bit_offset: 30
      bit_width: 1
      description: enable thres1
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_EN
      bit_offset: 31
      bit_width: 1
      description: enable thres0
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x40
    size_bits: 32
    description: digital saradc int register
    fields:
    - !Field
      name: APB_SARADC_THRES1_LOW_INT_ENA
      bit_offset: 26
      bit_width: 1
      description: saradc thres1 low  interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_LOW_INT_ENA
      bit_offset: 27
      bit_width: 1
      description: saradc thres0 low interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES1_HIGH_INT_ENA
      bit_offset: 28
      bit_width: 1
      description: saradc thres1 high interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_HIGH_INT_ENA
      bit_offset: 29
      bit_width: 1
      description: saradc thres0 high interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC2_DONE_INT_ENA
      bit_offset: 30
      bit_width: 1
      description: saradc2 done interrupt enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC1_DONE_INT_ENA
      bit_offset: 31
      bit_width: 1
      description: saradc1 done interrupt enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x44
    size_bits: 32
    description: digital saradc int register
    fields:
    - !Field
      name: APB_SARADC_THRES1_LOW_INT_RAW
      bit_offset: 26
      bit_width: 1
      description: saradc thres1 low  interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC_THRES0_LOW_INT_RAW
      bit_offset: 27
      bit_width: 1
      description: saradc thres0 low interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC_THRES1_HIGH_INT_RAW
      bit_offset: 28
      bit_width: 1
      description: saradc thres1 high interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC_THRES0_HIGH_INT_RAW
      bit_offset: 29
      bit_width: 1
      description: saradc thres0 high interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC2_DONE_INT_RAW
      bit_offset: 30
      bit_width: 1
      description: saradc2 done interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC1_DONE_INT_RAW
      bit_offset: 31
      bit_width: 1
      description: saradc1 done interrupt raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x48
    size_bits: 32
    description: digital saradc int register
    fields:
    - !Field
      name: APB_SARADC_THRES1_LOW_INT_ST
      bit_offset: 26
      bit_width: 1
      description: saradc thres1 low  interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC_THRES0_LOW_INT_ST
      bit_offset: 27
      bit_width: 1
      description: saradc thres0 low interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC_THRES1_HIGH_INT_ST
      bit_offset: 28
      bit_width: 1
      description: saradc thres1 high interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC_THRES0_HIGH_INT_ST
      bit_offset: 29
      bit_width: 1
      description: saradc thres0 high interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC2_DONE_INT_ST
      bit_offset: 30
      bit_width: 1
      description: saradc2 done interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_SARADC1_DONE_INT_ST
      bit_offset: 31
      bit_width: 1
      description: saradc1 done interrupt state
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x4c
    size_bits: 32
    description: digital saradc int register
    fields:
    - !Field
      name: APB_SARADC_THRES1_LOW_INT_CLR
      bit_offset: 26
      bit_width: 1
      description: saradc thres1 low  interrupt clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_LOW_INT_CLR
      bit_offset: 27
      bit_width: 1
      description: saradc thres0 low interrupt clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES1_HIGH_INT_CLR
      bit_offset: 28
      bit_width: 1
      description: saradc thres1 high interrupt clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC_THRES0_HIGH_INT_CLR
      bit_offset: 29
      bit_width: 1
      description: saradc thres0 high interrupt clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC2_DONE_INT_CLR
      bit_offset: 30
      bit_width: 1
      description: saradc2 done interrupt clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_SARADC1_DONE_INT_CLR
      bit_offset: 31
      bit_width: 1
      description: saradc1 done interrupt clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x50
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0xff
    fields:
    - !Field
      name: APB_ADC_EOF_NUM
      bit_offset: 0
      bit_width: 16
      description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_ADC_RESET_FSM
      bit_offset: 30
      bit_width: 1
      description: reset_apb_adc_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_ADC_TRANS
      bit_offset: 31
      bit_width: 1
      description: enable apb_adc use spi_dma
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKM_CONF
    addr: 0x54
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x4
    fields:
    - !Field
      name: CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral I2S clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_B
      bit_offset: 8
      bit_width: 6
      description: Fractional clock divider numerator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_A
      bit_offset: 14
      bit_width: 6
      description: Fractional clock divider denominator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 20
      bit_width: 1
      description: reg clk en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_SEL
      bit_offset: 21
      bit_width: 2
      description: Set this bit to enable clk_apll
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_TSENS_CTRL
    addr: 0x58
    size_bits: 32
    description: digital tsens configure register
    reset_value: 0x18000
    fields:
    - !Field
      name: TSENS_OUT
      bit_offset: 0
      bit_width: 8
      description: temperature sensor data out
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSENS_IN_INV
      bit_offset: 13
      bit_width: 1
      description: invert temperature sensor data
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_DIV
      bit_offset: 14
      bit_width: 8
      description: temperature sensor clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_PU
      bit_offset: 22
      bit_width: 1
      description: temperature sensor power up
      read_allowed: true
      write_allowed: true
  - !Register
    name: TSENS_CTRL2
    addr: 0x5c
    size_bits: 32
    description: digital tsens configure register
    reset_value: 0x4002
    fields:
    - !Field
      name: TSENS_XPD_WAIT
      bit_offset: 0
      bit_width: 12
      description: the time that power up tsens need wait
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_XPD_FORCE
      bit_offset: 12
      bit_width: 2
      description: force power up tsens
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_INV
      bit_offset: 14
      bit_width: 1
      description: inv tsens clk
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_SEL
      bit_offset: 15
      bit_width: 1
      description: tsens clk select
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALI
    addr: 0x60
    size_bits: 32
    description: digital saradc configure register
    reset_value: 0x8000
    fields:
    - !Field
      name: APB_SARADC_CALI_CFG
      bit_offset: 0
      bit_width: 17
      description: saradc cali factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL_DATE
    addr: 0x3fc
    size_bits: 32
    description: version
    reset_value: 0x2007171
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: version
      read_allowed: true
      write_allowed: true
- !Module
  name: ASSIST_DEBUG
  description: Debug Assist
  base_addr: 0x600ce000
  size: 0xa0
  registers:
  - !Register
    name: C0RE_0_MONTR_ENA
    addr: 0x0
    size_bits: 32
    description: ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_ENA
      bit_offset: 0
      bit_width: 1
      description: reg_core_0_area_dram0_0_rd_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_ENA
      bit_offset: 1
      bit_width: 1
      description: reg_core_0_area_dram0_0_wr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_ENA
      bit_offset: 2
      bit_width: 1
      description: reg_core_0_area_dram0_1_rd_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_ENA
      bit_offset: 3
      bit_width: 1
      description: reg_core_0_area_dram0_1_wr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_RD_ENA
      bit_offset: 4
      bit_width: 1
      description: reg_core_0_area_pif_0_rd_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_WR_ENA
      bit_offset: 5
      bit_width: 1
      description: reg_core_0_area_pif_0_wr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_RD_ENA
      bit_offset: 6
      bit_width: 1
      description: reg_core_0_area_pif_1_rd_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_WR_ENA
      bit_offset: 7
      bit_width: 1
      description: reg_core_0_area_pif_1_wr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MIN_ENA
      bit_offset: 8
      bit_width: 1
      description: reg_core_0_sp_spill_min_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MAX_ENA
      bit_offset: 9
      bit_width: 1
      description: reg_core_0_sp_spill_max_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_ENA
      bit_offset: 10
      bit_width: 1
      description: reg_core_0_iram0_exception_monitor_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_ENA
      bit_offset: 11
      bit_width: 1
      description: reg_core_0_dram0_exception_monitor_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_INTR_RAW
    addr: 0x4
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_INTR_RAW_REG
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_RAW
      bit_offset: 0
      bit_width: 1
      description: reg_core_0_area_dram0_0_rd_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_RAW
      bit_offset: 1
      bit_width: 1
      description: reg_core_0_area_dram0_0_wr_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_RAW
      bit_offset: 2
      bit_width: 1
      description: reg_core_0_area_dram0_1_rd_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_RAW
      bit_offset: 3
      bit_width: 1
      description: reg_core_0_area_dram0_1_wr_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_0_RD_RAW
      bit_offset: 4
      bit_width: 1
      description: reg_core_0_area_pif_0_rd_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_0_WR_RAW
      bit_offset: 5
      bit_width: 1
      description: reg_core_0_area_pif_0_wr_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_1_RD_RAW
      bit_offset: 6
      bit_width: 1
      description: reg_core_0_area_pif_1_rd_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_AREA_PIF_1_WR_RAW
      bit_offset: 7
      bit_width: 1
      description: reg_core_0_area_pif_1_wr_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_SP_SPILL_MIN_RAW
      bit_offset: 8
      bit_width: 1
      description: reg_core_0_sp_spill_min_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_SP_SPILL_MAX_RAW
      bit_offset: 9
      bit_width: 1
      description: reg_core_0_sp_spill_max_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_RAW
      bit_offset: 10
      bit_width: 1
      description: reg_core_0_iram0_exception_monitor_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_RAW
      bit_offset: 11
      bit_width: 1
      description: reg_core_0_dram0_exception_monitor_raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_INTR_ENA
    addr: 0x8
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_INTR_ENA_REG
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
      bit_offset: 0
      bit_width: 1
      description: reg_core_0_area_dram0_0_rd_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
      bit_offset: 1
      bit_width: 1
      description: reg_core_0_area_dram0_0_wr_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
      bit_offset: 2
      bit_width: 1
      description: reg_core_0_area_dram0_1_rd_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
      bit_offset: 3
      bit_width: 1
      description: reg_core_0_area_dram0_1_wr_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_RD_INTR_ENA
      bit_offset: 4
      bit_width: 1
      description: reg_core_0_area_pif_0_rd_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_WR_INTR_ENA
      bit_offset: 5
      bit_width: 1
      description: reg_core_0_area_pif_0_wr_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_RD_INTR_ENA
      bit_offset: 6
      bit_width: 1
      description: reg_core_0_area_pif_1_rd_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_WR_INTR_ENA
      bit_offset: 7
      bit_width: 1
      description: reg_core_0_area_pif_1_wr_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MIN_INTR_ENA
      bit_offset: 8
      bit_width: 1
      description: reg_core_0_sp_spill_min_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MAX_INTR_ENA
      bit_offset: 9
      bit_width: 1
      description: reg_core_0_sp_spill_max_intr_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_RLS
      bit_offset: 10
      bit_width: 1
      description: reg_core_0_iram0_exception_monitor_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_RLS
      bit_offset: 11
      bit_width: 1
      description: reg_core_0_dram0_exception_monitor_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_INTR_CLR
    addr: 0xc
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_INTR_CLR_REG
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_RD_CLR
      bit_offset: 0
      bit_width: 1
      description: reg_core_0_area_dram0_0_rd_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_0_WR_CLR
      bit_offset: 1
      bit_width: 1
      description: reg_core_0_area_dram0_0_wr_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_RD_CLR
      bit_offset: 2
      bit_width: 1
      description: reg_core_0_area_dram0_1_rd_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_DRAM0_1_WR_CLR
      bit_offset: 3
      bit_width: 1
      description: reg_core_0_area_dram0_1_wr_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_RD_CLR
      bit_offset: 4
      bit_width: 1
      description: reg_core_0_area_pif_0_rd_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_0_WR_CLR
      bit_offset: 5
      bit_width: 1
      description: reg_core_0_area_pif_0_wr_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_RD_CLR
      bit_offset: 6
      bit_width: 1
      description: reg_core_0_area_pif_1_rd_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_AREA_PIF_1_WR_CLR
      bit_offset: 7
      bit_width: 1
      description: reg_core_0_area_pif_1_wr_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MIN_CLR
      bit_offset: 8
      bit_width: 1
      description: reg_core_0_sp_spill_min_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_SP_SPILL_MAX_CLR
      bit_offset: 9
      bit_width: 1
      description: reg_core_0_sp_spill_max_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_EXCEPTION_MONITOR_CLR
      bit_offset: 10
      bit_width: 1
      description: reg_core_0_iram0_exception_monitor_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_EXCEPTION_MONITOR_CLR
      bit_offset: 11
      bit_width: 1
      description: reg_core_0_dram0_exception_monitor_clr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_0_MIN
    addr: 0x10
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_MIN
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_dram0_0_min
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_0_MAX
    addr: 0x14
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_0_MAX
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_dram0_0_max
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_1_MIN
    addr: 0x18
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_1_MIN
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_dram0_1_min
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_DRAM0_1_MAX
    addr: 0x1c
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG
    fields:
    - !Field
      name: CORE_0_AREA_DRAM0_1_MAX
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_dram0_1_max
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_0_MIN
    addr: 0x20
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_PIF_0_MIN
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_pif_0_min
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_0_MAX
    addr: 0x24
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG
    fields:
    - !Field
      name: CORE_0_AREA_PIF_0_MAX
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_pif_0_max
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_1_MIN
    addr: 0x28
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_AREA_PIF_1_MIN
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_pif_1_min
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PIF_1_MAX
    addr: 0x2c
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG
    fields:
    - !Field
      name: CORE_0_AREA_PIF_1_MAX
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_pif_1_max
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_AREA_PC
    addr: 0x30
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_PC_REG
    fields:
    - !Field
      name: CORE_0_AREA_PC
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_pc
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_AREA_SP
    addr: 0x34
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_AREA_SP_REG
    fields:
    - !Field
      name: CORE_0_AREA_SP
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_area_sp
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_SP_MIN
    addr: 0x38
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_SP_MIN_REG
    fields:
    - !Field
      name: CORE_0_SP_MIN
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_sp_min
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_SP_MAX
    addr: 0x3c
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_SP_MAX_REG
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE_0_SP_MAX
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_sp_max
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_SP_PC
    addr: 0x40
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_SP_PC_REG
    fields:
    - !Field
      name: CORE_0_SP_PC
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_sp_pc
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_EN
    addr: 0x44
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_RCD_EN_REG
    fields:
    - !Field
      name: CORE_0_RCD_RECORDEN
      bit_offset: 0
      bit_width: 1
      description: reg_core_0_rcd_recorden
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_RCD_PDEBUGEN
      bit_offset: 1
      bit_width: 1
      description: reg_core_0_rcd_pdebugen
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_RCD_PDEBUGPC
    addr: 0x48
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGPC
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_rcd_pdebugpc
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_RCD_PDEBUGSP
    addr: 0x4c
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG
    fields:
    - !Field
      name: CORE_0_RCD_PDEBUGSP
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_rcd_pdebugsp
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_IRAM0_EXCEPTION_MONITOR_0
    addr: 0x50
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG
    fields:
    - !Field
      name: CORE_0_IRAM0_RECORDING_ADDR_0
      bit_offset: 0
      bit_width: 24
      description: reg_core_0_iram0_recording_addr_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_WR_0
      bit_offset: 24
      bit_width: 1
      description: reg_core_0_iram0_recording_wr_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_LOADSTORE_0
      bit_offset: 25
      bit_width: 1
      description: reg_core_0_iram0_recording_loadstore_0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_IRAM0_EXCEPTION_MONITOR_1
    addr: 0x54
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG
    fields:
    - !Field
      name: CORE_0_IRAM0_RECORDING_ADDR_1
      bit_offset: 0
      bit_width: 24
      description: reg_core_0_iram0_recording_addr_1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_WR_1
      bit_offset: 24
      bit_width: 1
      description: reg_core_0_iram0_recording_wr_1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_RECORDING_LOADSTORE_1
      bit_offset: 25
      bit_width: 1
      description: reg_core_0_iram0_recording_loadstore_1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_0
    addr: 0x58
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_ADDR_0
      bit_offset: 0
      bit_width: 24
      description: reg_core_0_dram0_recording_addr_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_RECORDING_WR_0
      bit_offset: 24
      bit_width: 1
      description: reg_core_0_dram0_recording_wr_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_RECORDING_BYTEEN_0
      bit_offset: 25
      bit_width: 4
      description: reg_core_0_dram0_recording_byteen_0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_1
    addr: 0x5c
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_PC_0
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_dram0_recording_pc_0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_2
    addr: 0x60
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_ADDR_1
      bit_offset: 0
      bit_width: 24
      description: reg_core_0_dram0_recording_addr_1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_RECORDING_WR_1
      bit_offset: 24
      bit_width: 1
      description: reg_core_0_dram0_recording_wr_1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_RECORDING_BYTEEN_1
      bit_offset: 25
      bit_width: 4
      description: reg_core_0_dram0_recording_byteen_1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_EXCEPTION_MONITOR_3
    addr: 0x64
    size_bits: 32
    description: ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_RECORDING_PC_1
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_dram0_recording_pc_1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0
    addr: 0x68
    size_bits: 32
    description: ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0
      bit_offset: 0
      bit_width: 20
      description: reg_core_x_iram0_dram0_limit_cycle_0
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1
    addr: 0x6c
    size_bits: 32
    description: ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1
      bit_offset: 0
      bit_width: 20
      description: reg_core_x_iram0_dram0_limit_cycle_1
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_SETTING
    addr: 0x70
    size_bits: 32
    description: ASSIST_DEBUG_LOG_SETTING
    reset_value: 0x80
    fields:
    - !Field
      name: LOG_ENA
      bit_offset: 0
      bit_width: 3
      description: reg_log_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOG_MODE
      bit_offset: 3
      bit_width: 4
      description: reg_log_mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOG_MEM_LOOP_ENABLE
      bit_offset: 7
      bit_width: 1
      description: reg_log_mem_loop_enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_0
    addr: 0x74
    size_bits: 32
    description: ASSIST_DEBUG_LOG_DATA_0_REG
    fields:
    - !Field
      name: LOG_DATA_0
      bit_offset: 0
      bit_width: 32
      description: reg_log_data_0
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_DATA_MASK
    addr: 0x78
    size_bits: 32
    description: ASSIST_DEBUG_LOG_DATA_MASK_REG
    fields:
    - !Field
      name: LOG_DATA_SIZE
      bit_offset: 0
      bit_width: 16
      description: reg_log_data_size
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MIN
    addr: 0x7c
    size_bits: 32
    description: ASSIST_DEBUG_LOG_MIN_REG
    fields:
    - !Field
      name: LOG_MIN
      bit_offset: 0
      bit_width: 32
      description: reg_log_min
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MAX
    addr: 0x80
    size_bits: 32
    description: ASSIST_DEBUG_LOG_MAX_REG
    fields:
    - !Field
      name: LOG_MAX
      bit_offset: 0
      bit_width: 32
      description: reg_log_max
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MEM_START
    addr: 0x84
    size_bits: 32
    description: ASSIST_DEBUG_LOG_MEM_START_REG
    fields:
    - !Field
      name: LOG_MEM_START
      bit_offset: 0
      bit_width: 32
      description: reg_log_mem_start
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MEM_END
    addr: 0x88
    size_bits: 32
    description: ASSIST_DEBUG_LOG_MEM_END_REG
    fields:
    - !Field
      name: LOG_MEM_END
      bit_offset: 0
      bit_width: 32
      description: reg_log_mem_end
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOG_MEM_WRITING_ADDR
    addr: 0x8c
    size_bits: 32
    description: ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG
    fields:
    - !Field
      name: LOG_MEM_WRITING_ADDR
      bit_offset: 0
      bit_width: 32
      description: reg_log_mem_writing_addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOG_MEM_FULL_FLAG
    addr: 0x90
    size_bits: 32
    description: ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG
    fields:
    - !Field
      name: LOG_MEM_FULL_FLAG
      bit_offset: 0
      bit_width: 1
      description: reg_log_mem_full_flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLR_LOG_MEM_FULL_FLAG
      bit_offset: 1
      bit_width: 1
      description: reg_clr_log_mem_full_flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: C0RE_0_LASTPC_BEFORE_EXCEPTION
    addr: 0x94
    size_bits: 32
    description: ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION
    fields:
    - !Field
      name: CORE_0_LASTPC_BEFORE_EXC
      bit_offset: 0
      bit_width: 32
      description: reg_core_0_lastpc_before_exc
      read_allowed: true
      write_allowed: false
  - !Register
    name: C0RE_0_DEBUG_MODE
    addr: 0x98
    size_bits: 32
    description: ASSIST_DEBUG_C0RE_0_DEBUG_MODE
    fields:
    - !Field
      name: CORE_0_DEBUG_MODE
      bit_offset: 0
      bit_width: 1
      description: reg_core_0_debug_mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DEBUG_MODULE_ACTIVE
      bit_offset: 1
      bit_width: 1
      description: reg_core_0_debug_module_active
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: ASSIST_DEBUG_DATE_REG
    reset_value: 0x2008010
    fields:
    - !Field
      name: ASSIST_DEBUG_DATE
      bit_offset: 0
      bit_width: 28
      description: reg_assist_debug_date
      read_allowed: true
      write_allowed: true
- !Module
  name: DMA
  description: DMA (Direct Memory Access) Controller
  base_addr: 0x6003f000
  size: 0x174
  registers:
  - !Register
    name: INT_RAW_CH0
    addr: 0x0
    size_bits: 32
    description: DMA_INT_RAW_CH0_REG.
    fields:
    - !Field
      name: IN_DONE_CH0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH0_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 0. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH0_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 0. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_CH0_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH0_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH0_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH0_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH0_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH0_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_CH0_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_CH0_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_CH0_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_CH0_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 0 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_CH0
    addr: 0x4
    size_bits: 32
    description: DMA_INT_ST_CH0_REG.
    fields:
    - !Field
      name: IN_DONE_CH0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH0_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH0_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_CH0_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH0_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH0_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH0_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH0_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH0_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_CH0_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_CH0_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_CH0_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_CH0_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_CH0
    addr: 0x8
    size_bits: 32
    description: DMA_INT_ENA_CH0_REG.
    fields:
    - !Field
      name: IN_DONE_CH0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH0_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH0_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_CH0_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH0_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH0_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH0_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH0_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH0_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_CH0_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_CH0_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_CH0_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_CH0_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR_CH0
    addr: 0xc
    size_bits: 32
    description: DMA_INT_CLR_CH0_REG.
    fields:
    - !Field
      name: IN_DONE_CH0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH0_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH0_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_CH0_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH0_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH0_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH0_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH0_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH0_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_CH0_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_CH0_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_CH0_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_CH0_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW_CH1
    addr: 0x10
    size_bits: 32
    description: DMA_INT_RAW_CH1_REG.
    fields:
    - !Field
      name: IN_DONE_CH1_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 1. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH1_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 1. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_CH1_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH1_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH1_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH1_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH1_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_CH1_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 1 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_CH1_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 1 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_CH1_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 1 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_CH1_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 1 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_CH1
    addr: 0x14
    size_bits: 32
    description: DMA_INT_ST_CH1_REG.
    fields:
    - !Field
      name: IN_DONE_CH1_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH1_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_CH1_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH1_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH1_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH1_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH1_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_CH1_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_CH1_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_CH1_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_CH1_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_CH1
    addr: 0x18
    size_bits: 32
    description: DMA_INT_ENA_CH1_REG.
    fields:
    - !Field
      name: IN_DONE_CH1_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH1_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_CH1_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH1_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH1_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH1_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH1_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_CH1_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_CH1_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_CH1_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_CH1_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR_CH1
    addr: 0x1c
    size_bits: 32
    description: DMA_INT_CLR_CH1_REG.
    fields:
    - !Field
      name: IN_DONE_CH1_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH1_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_CH1_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH1_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH1_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH1_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH1_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_CH1_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_CH1_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_CH1_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_CH1_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW_CH2
    addr: 0x20
    size_bits: 32
    description: DMA_INT_RAW_CH2_REG.
    fields:
    - !Field
      name: IN_DONE_CH2_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH2_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one inlink descriptor has been received for Rx channel 2. For UHCI0, the
        raw interrupt bit turns to high level when the last data pointed by one inlink
        descriptor has been received and no data error is detected for Rx channel
        2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH2_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when data error is detected
        only in the case that the peripheral is UHCI0 for Rx channel 2. For other
        peripherals, this raw interrupt is reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_CH2_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been transmitted to peripherals for Tx channel
        2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH2_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when the last data pointed
        by one outlink descriptor has been read from memory for Tx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH2_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting inlink
        descriptor error, including owner error, the second and third word error of
        inlink descriptor for Rx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH2_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit turns to high level when detecting outlink
        descriptor error, including owner error, the second and third word error of
        outlink descriptor for Tx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH2_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit turns to high level when Rx buffer pointed
        by inlink is full and receiving data is not completed, but there is no more
        inlink for Rx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH2_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit turns to high level when data corresponding
        a outlink (includes one link descriptor or few link descriptors) is transmitted
        out for Tx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_CH2_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 2 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_CH2_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Rx channel 2 is underflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_CH2_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 2 is overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_CH2_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This raw interrupt bit turns to high level when level 1 fifo of
        Tx channel 2 is underflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_CH2
    addr: 0x24
    size_bits: 32
    description: DMA_INT_ST_CH2_REG.
    fields:
    - !Field
      name: IN_DONE_CH2_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_CH2_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_CH2_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_CH2_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_CH2_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_CH2_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_CH2_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_CH2_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_CH2_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_OVF_CH2_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_UDF_CH2_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_OVF_CH2_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_UDF_CH2_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_CH2
    addr: 0x28
    size_bits: 32
    description: DMA_INT_ENA_CH2_REG.
    fields:
    - !Field
      name: IN_DONE_CH2_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH2_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH2_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_CH2_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_CH2_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH2_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH2_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH2_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH2_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_OVF_CH2_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_UDF_CH2_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_CH2_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_CH2_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR_CH2
    addr: 0x2c
    size_bits: 32
    description: DMA_INT_CLR_CH2_REG.
    fields:
    - !Field
      name: IN_DONE_CH2_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the IN_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_CH2_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_CH2_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_CH2_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_CH2_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_CH2_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_CH2_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_CH2_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_CH2_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_OVF_CH2_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INFIFO_UDF_CH2_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_OVF_CH2_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTFIFO_UDF_CH2_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: AHB_TEST
    addr: 0x40
    size_bits: 32
    description: DMA_AHB_TEST_REG.
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC_CONF
    addr: 0x44
    size_bits: 32
    description: DMA_MISC_CONF_REG.
    fields:
    - !Field
      name: AHBM_RST_INTER
      bit_offset: 0
      bit_width: 1
      description: Set this bit, then clear this bit to reset the internal ahb FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARB_PRI_DIS
      bit_offset: 2
      bit_width: 1
      description: Set this bit to disable priority arbitration function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 3
      bit_width: 1
      description: reg_clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x48
    size_bits: 32
    description: DMA_DATE_REG.
    reset_value: 0x2008250
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: register version.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH0
    addr: 0x70
    size_bits: 32
    description: DMA_IN_CONF0_CH0_REG.
    fields:
    - !Field
      name: IN_RST_CH0
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH0
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH0
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        0 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH0
    addr: 0x74
    size_bits: 32
    description: DMA_IN_CONF1_CH0_REG.
    fields:
    - !Field
      name: IN_CHECK_OWNER_CH0
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INFIFO_STATUS_CH0
    addr: 0x78
    size_bits: 32
    description: DMA_INFIFO_STATUS_CH0_REG.
    reset_value: 0x7800003
    fields:
    - !Field
      name: INFIFO_FULL_CH0
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_CH0
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_CH0
      bit_offset: 2
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_CH0
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_CH0
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_CH0
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_CH0
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH0
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_POP_CH0
    addr: 0x7c
    size_bits: 32
    description: DMA_IN_POP_CH0_REG.
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH0
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH0
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_LINK_CH0
    addr: 0x80
    size_bits: 32
    description: DMA_IN_LINK_CH0_REG.
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH0
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH0
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH0
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH0
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH0
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH0
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH0
    addr: 0x84
    size_bits: 32
    description: DMA_IN_STATE_CH0_REG.
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH0
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH0
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH0
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH0
    addr: 0x88
    size_bits: 32
    description: DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH0
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH0
    addr: 0x8c
    size_bits: 32
    description: DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH0
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH0
    addr: 0x90
    size_bits: 32
    description: DMA_IN_DSCR_CH0_REG.
    fields:
    - !Field
      name: INLINK_DSCR_CH0
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH0
    addr: 0x94
    size_bits: 32
    description: DMA_IN_DSCR_BF0_CH0_REG.
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH0
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH0
    addr: 0x98
    size_bits: 32
    description: DMA_IN_DSCR_BF1_CH0_REG.
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH0
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_PRI_CH0
    addr: 0x9c
    size_bits: 32
    description: DMA_IN_PRI_CH0_REG.
    fields:
    - !Field
      name: RX_PRI_CH0
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH0
    addr: 0xa0
    size_bits: 32
    description: DMA_IN_PERI_SEL_CH0_REG.
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH0
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 0. 0:SPI2.
        1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA.
        8: ADC_DAC.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH0
    addr: 0xd0
    size_bits: 32
    description: DMA_OUT_CONF0_CH0_REG.
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH0
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH0
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH0
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 0 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH0
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        0 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH0
    addr: 0xd4
    size_bits: 32
    description: DMA_OUT_CONF1_CH0_REG.
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH0
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTFIFO_STATUS_CH0
    addr: 0xd8
    size_bits: 32
    description: DMA_OUTFIFO_STATUS_CH0_REG.
    reset_value: 0x7800002
    fields:
    - !Field
      name: OUTFIFO_FULL_CH0
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_CH0
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_CH0
      bit_offset: 2
      bit_width: 6
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_CH0
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_CH0
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_CH0
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_CH0
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PUSH_CH0
    addr: 0xdc
    size_bits: 32
    description: DMA_OUT_PUSH_CH0_REG.
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH0
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH0
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK_CH0
    addr: 0xe0
    size_bits: 32
    description: DMA_OUT_LINK_CH0_REG.
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH0
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH0
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH0
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH0
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH0
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH0
    addr: 0xe4
    size_bits: 32
    description: DMA_OUT_STATE_CH0_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH0
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH0
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH0
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH0
    addr: 0xe8
    size_bits: 32
    description: DMA_OUT_EOF_DES_ADDR_CH0_REG.
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH0
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH0
    addr: 0xec
    size_bits: 32
    description: DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH0
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH0
    addr: 0xf0
    size_bits: 32
    description: DMA_OUT_DSCR_CH0_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_CH0
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH0
    addr: 0xf4
    size_bits: 32
    description: DMA_OUT_DSCR_BF0_CH0_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH0
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH0
    addr: 0xf8
    size_bits: 32
    description: DMA_OUT_DSCR_BF1_CH0_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH0
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PRI_CH0
    addr: 0xfc
    size_bits: 32
    description: DMA_OUT_PRI_CH0_REG.
    fields:
    - !Field
      name: TX_PRI_CH0
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 0. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH0
    addr: 0x100
    size_bits: 32
    description: DMA_OUT_PERI_SEL_CH0_REG.
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH0
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 0. 0:SPI2.
        1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA.
        8: ADC_DAC.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH1
    addr: 0x130
    size_bits: 32
    description: DMA_IN_CONF0_CH1_REG.
    fields:
    - !Field
      name: IN_RST_CH1
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 1 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH1
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH1
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        1 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH1
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        1 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH1
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH1
    addr: 0x134
    size_bits: 32
    description: DMA_IN_CONF1_CH1_REG.
    fields:
    - !Field
      name: IN_CHECK_OWNER_CH1
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INFIFO_STATUS_CH1
    addr: 0x138
    size_bits: 32
    description: DMA_INFIFO_STATUS_CH1_REG.
    reset_value: 0x7800003
    fields:
    - !Field
      name: INFIFO_FULL_CH1
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_CH1
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_CH1
      bit_offset: 2
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_CH1
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_CH1
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_CH1
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_CH1
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH1
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_POP_CH1
    addr: 0x13c
    size_bits: 32
    description: DMA_IN_POP_CH1_REG.
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH1
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH1
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_LINK_CH1
    addr: 0x140
    size_bits: 32
    description: DMA_IN_LINK_CH1_REG.
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH1
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH1
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH1
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH1
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH1
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH1
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH1
    addr: 0x144
    size_bits: 32
    description: DMA_IN_STATE_CH1_REG.
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH1
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH1
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH1
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH1
    addr: 0x148
    size_bits: 32
    description: DMA_IN_SUC_EOF_DES_ADDR_CH1_REG.
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH1
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH1
    addr: 0x14c
    size_bits: 32
    description: DMA_IN_ERR_EOF_DES_ADDR_CH1_REG.
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH1
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH1
    addr: 0x150
    size_bits: 32
    description: DMA_IN_DSCR_CH1_REG.
    fields:
    - !Field
      name: INLINK_DSCR_CH1
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH1
    addr: 0x154
    size_bits: 32
    description: DMA_IN_DSCR_BF0_CH1_REG.
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH1
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH1
    addr: 0x158
    size_bits: 32
    description: DMA_IN_DSCR_BF1_CH1_REG.
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH1
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_PRI_CH1
    addr: 0x15c
    size_bits: 32
    description: DMA_IN_PRI_CH1_REG.
    fields:
    - !Field
      name: RX_PRI_CH1
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 1. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH1
    addr: 0x160
    size_bits: 32
    description: DMA_IN_PERI_SEL_CH1_REG.
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH1
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 1. 0:SPI2.
        1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA.
        8: ADC_DAC.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH1
    addr: 0x190
    size_bits: 32
    description: DMA_OUT_CONF0_CH1_REG.
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH1
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 1 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH1
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH1
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH1
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 1 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH1
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        1 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH1
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        1 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH1
    addr: 0x194
    size_bits: 32
    description: DMA_OUT_CONF1_CH1_REG.
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH1
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTFIFO_STATUS_CH1
    addr: 0x198
    size_bits: 32
    description: DMA_OUTFIFO_STATUS_CH1_REG.
    reset_value: 0x7800002
    fields:
    - !Field
      name: OUTFIFO_FULL_CH1
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_CH1
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_CH1
      bit_offset: 2
      bit_width: 6
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_CH1
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_CH1
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_CH1
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_CH1
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PUSH_CH1
    addr: 0x19c
    size_bits: 32
    description: DMA_OUT_PUSH_CH1_REG.
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH1
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH1
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK_CH1
    addr: 0x1a0
    size_bits: 32
    description: DMA_OUT_LINK_CH1_REG.
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH1
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH1
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH1
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH1
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH1
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH1
    addr: 0x1a4
    size_bits: 32
    description: DMA_OUT_STATE_CH1_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH1
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH1
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH1
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH1
    addr: 0x1a8
    size_bits: 32
    description: DMA_OUT_EOF_DES_ADDR_CH1_REG.
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH1
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH1
    addr: 0x1ac
    size_bits: 32
    description: DMA_OUT_EOF_BFR_DES_ADDR_CH1_REG.
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH1
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH1
    addr: 0x1b0
    size_bits: 32
    description: DMA_OUT_DSCR_CH1_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_CH1
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH1
    addr: 0x1b4
    size_bits: 32
    description: DMA_OUT_DSCR_BF0_CH1_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH1
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH1
    addr: 0x1b8
    size_bits: 32
    description: DMA_OUT_DSCR_BF1_CH1_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH1
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PRI_CH1
    addr: 0x1bc
    size_bits: 32
    description: DMA_OUT_PRI_CH1_REG.
    fields:
    - !Field
      name: TX_PRI_CH1
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 1. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH1
    addr: 0x1c0
    size_bits: 32
    description: DMA_OUT_PERI_SEL_CH1_REG.
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH1
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 1. 0:SPI2.
        1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA.
        8: ADC_DAC.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF0_CH2
    addr: 0x1f0
    size_bits: 32
    description: DMA_IN_CONF0_CH2_REG.
    fields:
    - !Field
      name: IN_RST_CH2
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 2 Rx FSM and Rx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST_CH2
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN_CH2
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        2 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DATA_BURST_EN_CH2
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Rx channel
        2 receiving data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN_CH2
      bit_offset: 4
      bit_width: 1
      description: Set this bit 1 to enable automatic transmitting data from memory
        to memory via DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_CONF1_CH2
    addr: 0x1f4
    size_bits: 32
    description: DMA_IN_CONF1_CH2_REG.
    fields:
    - !Field
      name: IN_CHECK_OWNER_CH2
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INFIFO_STATUS_CH2
    addr: 0x1f8
    size_bits: 32
    description: DMA_INFIFO_STATUS_CH2_REG.
    reset_value: 0x7800003
    fields:
    - !Field
      name: INFIFO_FULL_CH2
      bit_offset: 0
      bit_width: 1
      description: L1 Rx FIFO full signal for Rx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_EMPTY_CH2
      bit_offset: 1
      bit_width: 1
      description: L1 Rx FIFO empty signal for Rx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_CH2
      bit_offset: 2
      bit_width: 6
      description: The register stores the byte number of the data in L1 Rx FIFO for
        Rx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_1B_CH2
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_2B_CH2
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_3B_CH2
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_REMAIN_UNDER_4B_CH2
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_BUF_HUNGRY_CH2
      bit_offset: 27
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_POP_CH2
    addr: 0x1fc
    size_bits: 32
    description: DMA_IN_POP_CH2_REG.
    reset_value: 0x800
    fields:
    - !Field
      name: INFIFO_RDATA_CH2
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from DMA FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP_CH2
      bit_offset: 12
      bit_width: 1
      description: Set this bit to pop data from DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_LINK_CH2
    addr: 0x200
    size_bits: 32
    description: DMA_IN_LINK_CH2_REG.
    reset_value: 0x1100000
    fields:
    - !Field
      name: INLINK_ADDR_CH2
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        inlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET_CH2
      bit_offset: 20
      bit_width: 1
      description: Set this bit to return to current inlink descriptor's address,
        when there are some errors in current receiving data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP_CH2
      bit_offset: 21
      bit_width: 1
      description: Set this bit to stop dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START_CH2
      bit_offset: 22
      bit_width: 1
      description: Set this bit to start dealing with the inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART_CH2
      bit_offset: 23
      bit_width: 1
      description: Set this bit to mount a new inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK_CH2
      bit_offset: 24
      bit_width: 1
      description: '1: the inlink descriptor''s FSM is in idle state.  0: the inlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_STATE_CH2
    addr: 0x204
    size_bits: 32
    description: DMA_IN_STATE_CH2_REG.
    fields:
    - !Field
      name: INLINK_DSCR_ADDR_CH2
      bit_offset: 0
      bit_width: 18
      description: This register stores the current inlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE_CH2
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE_CH2
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR_CH2
    addr: 0x208
    size_bits: 32
    description: DMA_IN_SUC_EOF_DES_ADDR_CH2_REG.
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR_CH2
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_ERR_EOF_DES_ADDR_CH2
    addr: 0x20c
    size_bits: 32
    description: DMA_IN_ERR_EOF_DES_ADDR_CH2_REG.
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR_CH2
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the inlink descriptor when
        there are some errors in current receiving data. Only used when peripheral
        is UHCI0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_CH2
    addr: 0x210
    size_bits: 32
    description: DMA_IN_DSCR_CH2_REG.
    fields:
    - !Field
      name: INLINK_DSCR_CH2
      bit_offset: 0
      bit_width: 32
      description: The address of the current inlink descriptor x.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF0_CH2
    addr: 0x214
    size_bits: 32
    description: DMA_IN_DSCR_BF0_CH2_REG.
    fields:
    - !Field
      name: INLINK_DSCR_BF0_CH2
      bit_offset: 0
      bit_width: 32
      description: The address of the last inlink descriptor x-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_DSCR_BF1_CH2
    addr: 0x218
    size_bits: 32
    description: DMA_IN_DSCR_BF1_CH2_REG.
    fields:
    - !Field
      name: INLINK_DSCR_BF1_CH2
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_PRI_CH2
    addr: 0x21c
    size_bits: 32
    description: DMA_IN_PRI_CH2_REG.
    fields:
    - !Field
      name: RX_PRI_CH2
      bit_offset: 0
      bit_width: 4
      description: The priority of Rx channel 2. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_PERI_SEL_CH2
    addr: 0x220
    size_bits: 32
    description: DMA_IN_PERI_SEL_CH2_REG.
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_IN_SEL_CH2
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Rx channel 2. 0:SPI2.
        1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA.
        8: ADC_DAC.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF0_CH2
    addr: 0x250
    size_bits: 32
    description: DMA_OUT_CONF0_CH2_REG.
    reset_value: 0x8
    fields:
    - !Field
      name: OUT_RST_CH2
      bit_offset: 0
      bit_width: 1
      description: This bit is used to reset DMA channel 2 Tx FSM and Tx FIFO pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST_CH2
      bit_offset: 1
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK_CH2
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable automatic outlink-writeback when all the
        data in tx buffer has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE_CH2
      bit_offset: 3
      bit_width: 1
      description: 'EOF flag generation mode when transmitting data. 1: EOF flag for
        Tx channel 2 is generated when data need to transmit has been popped from
        FIFO in DMA'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN_CH2
      bit_offset: 4
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        2 reading link descriptor when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN_CH2
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable INCR burst transfer for Tx channel
        2 transmitting data when accessing internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_CONF1_CH2
    addr: 0x254
    size_bits: 32
    description: DMA_OUT_CONF1_CH2_REG.
    fields:
    - !Field
      name: OUT_CHECK_OWNER_CH2
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable checking the owner attribute of the link
        descriptor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTFIFO_STATUS_CH2
    addr: 0x258
    size_bits: 32
    description: DMA_OUTFIFO_STATUS_CH2_REG.
    reset_value: 0x7800002
    fields:
    - !Field
      name: OUTFIFO_FULL_CH2
      bit_offset: 0
      bit_width: 1
      description: L1 Tx FIFO full signal for Tx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_CH2
      bit_offset: 1
      bit_width: 1
      description: L1 Tx FIFO empty signal for Tx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT_CH2
      bit_offset: 2
      bit_width: 6
      description: The register stores the byte number of the data in L1 Tx FIFO for
        Tx channel 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_1B_CH2
      bit_offset: 23
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_2B_CH2
      bit_offset: 24
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_3B_CH2
      bit_offset: 25
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_REMAIN_UNDER_4B_CH2
      bit_offset: 26
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PUSH_CH2
    addr: 0x25c
    size_bits: 32
    description: DMA_OUT_PUSH_CH2_REG.
    fields:
    - !Field
      name: OUTFIFO_WDATA_CH2
      bit_offset: 0
      bit_width: 9
      description: This register stores the data that need to be pushed into DMA FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH_CH2
      bit_offset: 9
      bit_width: 1
      description: Set this bit to push data into DMA FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK_CH2
    addr: 0x260
    size_bits: 32
    description: DMA_OUT_LINK_CH2_REG.
    reset_value: 0x800000
    fields:
    - !Field
      name: OUTLINK_ADDR_CH2
      bit_offset: 0
      bit_width: 20
      description: This register stores the 20 least significant bits of the first
        outlink descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP_CH2
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START_CH2
      bit_offset: 21
      bit_width: 1
      description: Set this bit to start dealing with the outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART_CH2
      bit_offset: 22
      bit_width: 1
      description: Set this bit to restart a new outlink from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK_CH2
      bit_offset: 23
      bit_width: 1
      description: '1: the outlink descriptor''s FSM is in idle state.  0: the outlink
        descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_STATE_CH2
    addr: 0x264
    size_bits: 32
    description: DMA_OUT_STATE_CH2_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR_CH2
      bit_offset: 0
      bit_width: 18
      description: This register stores the current outlink descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE_CH2
      bit_offset: 18
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE_CH2
      bit_offset: 20
      bit_width: 3
      description: reserved
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR_CH2
    addr: 0x268
    size_bits: 32
    description: DMA_OUT_EOF_DES_ADDR_CH2_REG.
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR_CH2
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR_CH2
    addr: 0x26c
    size_bits: 32
    description: DMA_OUT_EOF_BFR_DES_ADDR_CH2_REG.
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR_CH2
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the outlink descriptor before
        the last outlink descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_CH2
    addr: 0x270
    size_bits: 32
    description: DMA_OUT_DSCR_CH2_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_CH2
      bit_offset: 0
      bit_width: 32
      description: The address of the current outlink descriptor y.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF0_CH2
    addr: 0x274
    size_bits: 32
    description: DMA_OUT_DSCR_BF0_CH2_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0_CH2
      bit_offset: 0
      bit_width: 32
      description: The address of the last outlink descriptor y-1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_DSCR_BF1_CH2
    addr: 0x278
    size_bits: 32
    description: DMA_OUT_DSCR_BF1_CH2_REG.
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1_CH2
      bit_offset: 0
      bit_width: 32
      description: The address of the second-to-last inlink descriptor x-2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_PRI_CH2
    addr: 0x27c
    size_bits: 32
    description: DMA_OUT_PRI_CH2_REG.
    fields:
    - !Field
      name: TX_PRI_CH2
      bit_offset: 0
      bit_width: 4
      description: The priority of Tx channel 2. The larger of the value, the higher
        of the priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_PERI_SEL_CH2
    addr: 0x280
    size_bits: 32
    description: DMA_OUT_PERI_SEL_CH2_REG.
    reset_value: 0x3f
    fields:
    - !Field
      name: PERI_OUT_SEL_CH2
      bit_offset: 0
      bit_width: 6
      description: 'This register is used to select peripheral for Tx channel 2. 0:SPI2.
        1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA.
        8: ADC_DAC.'
      read_allowed: true
      write_allowed: true
- !Module
  name: DS
  description: Digital Signature
  base_addr: 0x6003d000
  size: 0xa4c
  registers:
  - !Register
    name: SET_START
    addr: 0xe00
    size_bits: 32
    description: DS start control register
    fields:
    - !Field
      name: SET_START
      bit_offset: 0
      bit_width: 1
      description: set this bit to start DS operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_CONTINUE
    addr: 0xe04
    size_bits: 32
    description: DS continue control register
    fields:
    - !Field
      name: SET_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: set this bit to continue DS operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_FINISH
    addr: 0xe08
    size_bits: 32
    description: DS finish control register
    fields:
    - !Field
      name: SET_FINISH
      bit_offset: 0
      bit_width: 1
      description: Set this bit to finish DS process.
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_BUSY
    addr: 0xe0c
    size_bits: 32
    description: DS query busy register
    fields:
    - !Field
      name: QUERY_BUSY
      bit_offset: 0
      bit_width: 1
      description: 'digital signature state. 1''b0: idle, 1''b1: busy'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_KEY_WRONG
    addr: 0xe10
    size_bits: 32
    description: DS query key-wrong counter register
    fields:
    - !Field
      name: QUERY_KEY_WRONG
      bit_offset: 0
      bit_width: 4
      description: digital signature key wrong counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_CHECK
    addr: 0xe14
    size_bits: 32
    description: DS query check result register
    fields:
    - !Field
      name: MD_ERROR
      bit_offset: 0
      bit_width: 1
      description: 'MD checkout result. 1''b0: MD check pass, 1''b1: MD check fail'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PADDING_BAD
      bit_offset: 1
      bit_width: 1
      description: 'padding checkout result. 1''b0: a good padding, 1''b1: a bad padding'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xe20
    size_bits: 32
    description: DS version control register
    reset_value: 0x20200618
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: ds version information
      read_allowed: true
      write_allowed: true
  - !Register
    name: Y_MEM[0]
    addr: 0x0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[1]
    addr: 0x1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[2]
    addr: 0x2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[3]
    addr: 0x3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[4]
    addr: 0x4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[5]
    addr: 0x5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[6]
    addr: 0x6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[7]
    addr: 0x7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[8]
    addr: 0x8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[9]
    addr: 0x9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[10]
    addr: 0xa
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[11]
    addr: 0xb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[12]
    addr: 0xc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[13]
    addr: 0xd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[14]
    addr: 0xe
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[15]
    addr: 0xf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[16]
    addr: 0x10
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[17]
    addr: 0x11
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[18]
    addr: 0x12
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[19]
    addr: 0x13
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[20]
    addr: 0x14
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[21]
    addr: 0x15
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[22]
    addr: 0x16
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[23]
    addr: 0x17
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[24]
    addr: 0x18
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[25]
    addr: 0x19
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[26]
    addr: 0x1a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[27]
    addr: 0x1b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[28]
    addr: 0x1c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[29]
    addr: 0x1d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[30]
    addr: 0x1e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[31]
    addr: 0x1f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[32]
    addr: 0x20
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[33]
    addr: 0x21
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[34]
    addr: 0x22
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[35]
    addr: 0x23
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[36]
    addr: 0x24
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[37]
    addr: 0x25
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[38]
    addr: 0x26
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[39]
    addr: 0x27
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[40]
    addr: 0x28
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[41]
    addr: 0x29
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[42]
    addr: 0x2a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[43]
    addr: 0x2b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[44]
    addr: 0x2c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[45]
    addr: 0x2d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[46]
    addr: 0x2e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[47]
    addr: 0x2f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[48]
    addr: 0x30
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[49]
    addr: 0x31
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[50]
    addr: 0x32
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[51]
    addr: 0x33
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[52]
    addr: 0x34
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[53]
    addr: 0x35
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[54]
    addr: 0x36
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[55]
    addr: 0x37
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[56]
    addr: 0x38
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[57]
    addr: 0x39
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[58]
    addr: 0x3a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[59]
    addr: 0x3b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[60]
    addr: 0x3c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[61]
    addr: 0x3d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[62]
    addr: 0x3e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[63]
    addr: 0x3f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[64]
    addr: 0x40
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[65]
    addr: 0x41
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[66]
    addr: 0x42
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[67]
    addr: 0x43
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[68]
    addr: 0x44
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[69]
    addr: 0x45
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[70]
    addr: 0x46
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[71]
    addr: 0x47
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[72]
    addr: 0x48
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[73]
    addr: 0x49
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[74]
    addr: 0x4a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[75]
    addr: 0x4b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[76]
    addr: 0x4c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[77]
    addr: 0x4d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[78]
    addr: 0x4e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[79]
    addr: 0x4f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[80]
    addr: 0x50
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[81]
    addr: 0x51
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[82]
    addr: 0x52
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[83]
    addr: 0x53
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[84]
    addr: 0x54
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[85]
    addr: 0x55
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[86]
    addr: 0x56
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[87]
    addr: 0x57
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[88]
    addr: 0x58
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[89]
    addr: 0x59
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[90]
    addr: 0x5a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[91]
    addr: 0x5b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[92]
    addr: 0x5c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[93]
    addr: 0x5d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[94]
    addr: 0x5e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[95]
    addr: 0x5f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[96]
    addr: 0x60
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[97]
    addr: 0x61
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[98]
    addr: 0x62
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[99]
    addr: 0x63
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[100]
    addr: 0x64
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[101]
    addr: 0x65
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[102]
    addr: 0x66
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[103]
    addr: 0x67
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[104]
    addr: 0x68
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[105]
    addr: 0x69
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[106]
    addr: 0x6a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[107]
    addr: 0x6b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[108]
    addr: 0x6c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[109]
    addr: 0x6d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[110]
    addr: 0x6e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[111]
    addr: 0x6f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[112]
    addr: 0x70
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[113]
    addr: 0x71
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[114]
    addr: 0x72
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[115]
    addr: 0x73
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[116]
    addr: 0x74
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[117]
    addr: 0x75
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[118]
    addr: 0x76
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[119]
    addr: 0x77
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[120]
    addr: 0x78
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[121]
    addr: 0x79
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[122]
    addr: 0x7a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[123]
    addr: 0x7b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[124]
    addr: 0x7c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[125]
    addr: 0x7d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[126]
    addr: 0x7e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[127]
    addr: 0x7f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[128]
    addr: 0x80
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[129]
    addr: 0x81
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[130]
    addr: 0x82
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[131]
    addr: 0x83
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[132]
    addr: 0x84
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[133]
    addr: 0x85
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[134]
    addr: 0x86
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[135]
    addr: 0x87
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[136]
    addr: 0x88
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[137]
    addr: 0x89
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[138]
    addr: 0x8a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[139]
    addr: 0x8b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[140]
    addr: 0x8c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[141]
    addr: 0x8d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[142]
    addr: 0x8e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[143]
    addr: 0x8f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[144]
    addr: 0x90
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[145]
    addr: 0x91
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[146]
    addr: 0x92
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[147]
    addr: 0x93
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[148]
    addr: 0x94
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[149]
    addr: 0x95
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[150]
    addr: 0x96
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[151]
    addr: 0x97
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[152]
    addr: 0x98
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[153]
    addr: 0x99
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[154]
    addr: 0x9a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[155]
    addr: 0x9b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[156]
    addr: 0x9c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[157]
    addr: 0x9d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[158]
    addr: 0x9e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[159]
    addr: 0x9f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[160]
    addr: 0xa0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[161]
    addr: 0xa1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[162]
    addr: 0xa2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[163]
    addr: 0xa3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[164]
    addr: 0xa4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[165]
    addr: 0xa5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[166]
    addr: 0xa6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[167]
    addr: 0xa7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[168]
    addr: 0xa8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[169]
    addr: 0xa9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[170]
    addr: 0xaa
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[171]
    addr: 0xab
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[172]
    addr: 0xac
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[173]
    addr: 0xad
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[174]
    addr: 0xae
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[175]
    addr: 0xaf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[176]
    addr: 0xb0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[177]
    addr: 0xb1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[178]
    addr: 0xb2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[179]
    addr: 0xb3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[180]
    addr: 0xb4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[181]
    addr: 0xb5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[182]
    addr: 0xb6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[183]
    addr: 0xb7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[184]
    addr: 0xb8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[185]
    addr: 0xb9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[186]
    addr: 0xba
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[187]
    addr: 0xbb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[188]
    addr: 0xbc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[189]
    addr: 0xbd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[190]
    addr: 0xbe
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[191]
    addr: 0xbf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[192]
    addr: 0xc0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[193]
    addr: 0xc1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[194]
    addr: 0xc2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[195]
    addr: 0xc3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[196]
    addr: 0xc4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[197]
    addr: 0xc5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[198]
    addr: 0xc6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[199]
    addr: 0xc7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[200]
    addr: 0xc8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[201]
    addr: 0xc9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[202]
    addr: 0xca
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[203]
    addr: 0xcb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[204]
    addr: 0xcc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[205]
    addr: 0xcd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[206]
    addr: 0xce
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[207]
    addr: 0xcf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[208]
    addr: 0xd0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[209]
    addr: 0xd1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[210]
    addr: 0xd2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[211]
    addr: 0xd3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[212]
    addr: 0xd4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[213]
    addr: 0xd5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[214]
    addr: 0xd6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[215]
    addr: 0xd7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[216]
    addr: 0xd8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[217]
    addr: 0xd9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[218]
    addr: 0xda
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[219]
    addr: 0xdb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[220]
    addr: 0xdc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[221]
    addr: 0xdd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[222]
    addr: 0xde
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[223]
    addr: 0xdf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[224]
    addr: 0xe0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[225]
    addr: 0xe1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[226]
    addr: 0xe2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[227]
    addr: 0xe3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[228]
    addr: 0xe4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[229]
    addr: 0xe5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[230]
    addr: 0xe6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[231]
    addr: 0xe7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[232]
    addr: 0xe8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[233]
    addr: 0xe9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[234]
    addr: 0xea
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[235]
    addr: 0xeb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[236]
    addr: 0xec
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[237]
    addr: 0xed
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[238]
    addr: 0xee
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[239]
    addr: 0xef
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[240]
    addr: 0xf0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[241]
    addr: 0xf1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[242]
    addr: 0xf2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[243]
    addr: 0xf3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[244]
    addr: 0xf4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[245]
    addr: 0xf5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[246]
    addr: 0xf6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[247]
    addr: 0xf7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[248]
    addr: 0xf8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[249]
    addr: 0xf9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[250]
    addr: 0xfa
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[251]
    addr: 0xfb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[252]
    addr: 0xfc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[253]
    addr: 0xfd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[254]
    addr: 0xfe
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[255]
    addr: 0xff
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[256]
    addr: 0x100
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[257]
    addr: 0x101
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[258]
    addr: 0x102
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[259]
    addr: 0x103
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[260]
    addr: 0x104
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[261]
    addr: 0x105
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[262]
    addr: 0x106
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[263]
    addr: 0x107
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[264]
    addr: 0x108
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[265]
    addr: 0x109
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[266]
    addr: 0x10a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[267]
    addr: 0x10b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[268]
    addr: 0x10c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[269]
    addr: 0x10d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[270]
    addr: 0x10e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[271]
    addr: 0x10f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[272]
    addr: 0x110
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[273]
    addr: 0x111
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[274]
    addr: 0x112
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[275]
    addr: 0x113
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[276]
    addr: 0x114
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[277]
    addr: 0x115
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[278]
    addr: 0x116
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[279]
    addr: 0x117
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[280]
    addr: 0x118
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[281]
    addr: 0x119
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[282]
    addr: 0x11a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[283]
    addr: 0x11b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[284]
    addr: 0x11c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[285]
    addr: 0x11d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[286]
    addr: 0x11e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[287]
    addr: 0x11f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[288]
    addr: 0x120
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[289]
    addr: 0x121
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[290]
    addr: 0x122
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[291]
    addr: 0x123
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[292]
    addr: 0x124
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[293]
    addr: 0x125
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[294]
    addr: 0x126
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[295]
    addr: 0x127
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[296]
    addr: 0x128
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[297]
    addr: 0x129
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[298]
    addr: 0x12a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[299]
    addr: 0x12b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[300]
    addr: 0x12c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[301]
    addr: 0x12d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[302]
    addr: 0x12e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[303]
    addr: 0x12f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[304]
    addr: 0x130
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[305]
    addr: 0x131
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[306]
    addr: 0x132
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[307]
    addr: 0x133
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[308]
    addr: 0x134
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[309]
    addr: 0x135
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[310]
    addr: 0x136
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[311]
    addr: 0x137
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[312]
    addr: 0x138
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[313]
    addr: 0x139
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[314]
    addr: 0x13a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[315]
    addr: 0x13b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[316]
    addr: 0x13c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[317]
    addr: 0x13d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[318]
    addr: 0x13e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[319]
    addr: 0x13f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[320]
    addr: 0x140
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[321]
    addr: 0x141
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[322]
    addr: 0x142
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[323]
    addr: 0x143
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[324]
    addr: 0x144
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[325]
    addr: 0x145
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[326]
    addr: 0x146
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[327]
    addr: 0x147
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[328]
    addr: 0x148
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[329]
    addr: 0x149
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[330]
    addr: 0x14a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[331]
    addr: 0x14b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[332]
    addr: 0x14c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[333]
    addr: 0x14d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[334]
    addr: 0x14e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[335]
    addr: 0x14f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[336]
    addr: 0x150
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[337]
    addr: 0x151
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[338]
    addr: 0x152
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[339]
    addr: 0x153
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[340]
    addr: 0x154
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[341]
    addr: 0x155
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[342]
    addr: 0x156
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[343]
    addr: 0x157
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[344]
    addr: 0x158
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[345]
    addr: 0x159
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[346]
    addr: 0x15a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[347]
    addr: 0x15b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[348]
    addr: 0x15c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[349]
    addr: 0x15d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[350]
    addr: 0x15e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[351]
    addr: 0x15f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[352]
    addr: 0x160
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[353]
    addr: 0x161
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[354]
    addr: 0x162
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[355]
    addr: 0x163
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[356]
    addr: 0x164
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[357]
    addr: 0x165
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[358]
    addr: 0x166
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[359]
    addr: 0x167
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[360]
    addr: 0x168
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[361]
    addr: 0x169
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[362]
    addr: 0x16a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[363]
    addr: 0x16b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[364]
    addr: 0x16c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[365]
    addr: 0x16d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[366]
    addr: 0x16e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[367]
    addr: 0x16f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[368]
    addr: 0x170
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[369]
    addr: 0x171
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[370]
    addr: 0x172
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[371]
    addr: 0x173
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[372]
    addr: 0x174
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[373]
    addr: 0x175
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[374]
    addr: 0x176
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[375]
    addr: 0x177
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[376]
    addr: 0x178
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[377]
    addr: 0x179
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[378]
    addr: 0x17a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[379]
    addr: 0x17b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[380]
    addr: 0x17c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[381]
    addr: 0x17d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[382]
    addr: 0x17e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[383]
    addr: 0x17f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[384]
    addr: 0x180
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[385]
    addr: 0x181
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[386]
    addr: 0x182
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[387]
    addr: 0x183
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[388]
    addr: 0x184
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[389]
    addr: 0x185
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[390]
    addr: 0x186
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[391]
    addr: 0x187
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[392]
    addr: 0x188
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[393]
    addr: 0x189
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[394]
    addr: 0x18a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[395]
    addr: 0x18b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[396]
    addr: 0x18c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[397]
    addr: 0x18d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[398]
    addr: 0x18e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[399]
    addr: 0x18f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[400]
    addr: 0x190
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[401]
    addr: 0x191
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[402]
    addr: 0x192
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[403]
    addr: 0x193
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[404]
    addr: 0x194
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[405]
    addr: 0x195
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[406]
    addr: 0x196
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[407]
    addr: 0x197
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[408]
    addr: 0x198
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[409]
    addr: 0x199
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[410]
    addr: 0x19a
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[411]
    addr: 0x19b
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[412]
    addr: 0x19c
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[413]
    addr: 0x19d
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[414]
    addr: 0x19e
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[415]
    addr: 0x19f
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[416]
    addr: 0x1a0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[417]
    addr: 0x1a1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[418]
    addr: 0x1a2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[419]
    addr: 0x1a3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[420]
    addr: 0x1a4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[421]
    addr: 0x1a5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[422]
    addr: 0x1a6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[423]
    addr: 0x1a7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[424]
    addr: 0x1a8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[425]
    addr: 0x1a9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[426]
    addr: 0x1aa
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[427]
    addr: 0x1ab
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[428]
    addr: 0x1ac
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[429]
    addr: 0x1ad
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[430]
    addr: 0x1ae
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[431]
    addr: 0x1af
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[432]
    addr: 0x1b0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[433]
    addr: 0x1b1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[434]
    addr: 0x1b2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[435]
    addr: 0x1b3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[436]
    addr: 0x1b4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[437]
    addr: 0x1b5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[438]
    addr: 0x1b6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[439]
    addr: 0x1b7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[440]
    addr: 0x1b8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[441]
    addr: 0x1b9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[442]
    addr: 0x1ba
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[443]
    addr: 0x1bb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[444]
    addr: 0x1bc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[445]
    addr: 0x1bd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[446]
    addr: 0x1be
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[447]
    addr: 0x1bf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[448]
    addr: 0x1c0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[449]
    addr: 0x1c1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[450]
    addr: 0x1c2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[451]
    addr: 0x1c3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[452]
    addr: 0x1c4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[453]
    addr: 0x1c5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[454]
    addr: 0x1c6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[455]
    addr: 0x1c7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[456]
    addr: 0x1c8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[457]
    addr: 0x1c9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[458]
    addr: 0x1ca
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[459]
    addr: 0x1cb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[460]
    addr: 0x1cc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[461]
    addr: 0x1cd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[462]
    addr: 0x1ce
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[463]
    addr: 0x1cf
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[464]
    addr: 0x1d0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[465]
    addr: 0x1d1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[466]
    addr: 0x1d2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[467]
    addr: 0x1d3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[468]
    addr: 0x1d4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[469]
    addr: 0x1d5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[470]
    addr: 0x1d6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[471]
    addr: 0x1d7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[472]
    addr: 0x1d8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[473]
    addr: 0x1d9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[474]
    addr: 0x1da
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[475]
    addr: 0x1db
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[476]
    addr: 0x1dc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[477]
    addr: 0x1dd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[478]
    addr: 0x1de
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[479]
    addr: 0x1df
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[480]
    addr: 0x1e0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[481]
    addr: 0x1e1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[482]
    addr: 0x1e2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[483]
    addr: 0x1e3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[484]
    addr: 0x1e4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[485]
    addr: 0x1e5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[486]
    addr: 0x1e6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[487]
    addr: 0x1e7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[488]
    addr: 0x1e8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[489]
    addr: 0x1e9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[490]
    addr: 0x1ea
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[491]
    addr: 0x1eb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[492]
    addr: 0x1ec
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[493]
    addr: 0x1ed
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[494]
    addr: 0x1ee
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[495]
    addr: 0x1ef
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[496]
    addr: 0x1f0
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[497]
    addr: 0x1f1
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[498]
    addr: 0x1f2
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[499]
    addr: 0x1f3
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[500]
    addr: 0x1f4
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[501]
    addr: 0x1f5
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[502]
    addr: 0x1f6
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[503]
    addr: 0x1f7
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[504]
    addr: 0x1f8
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[505]
    addr: 0x1f9
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[506]
    addr: 0x1fa
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[507]
    addr: 0x1fb
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[508]
    addr: 0x1fc
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[509]
    addr: 0x1fd
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[510]
    addr: 0x1fe
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[511]
    addr: 0x1ff
    size_bits: 8
    description: memory that stores Y
    fields: []
  - !Register
    name: M_MEM[0]
    addr: 0x200
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[1]
    addr: 0x201
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[2]
    addr: 0x202
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[3]
    addr: 0x203
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[4]
    addr: 0x204
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[5]
    addr: 0x205
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[6]
    addr: 0x206
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[7]
    addr: 0x207
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[8]
    addr: 0x208
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[9]
    addr: 0x209
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[10]
    addr: 0x20a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[11]
    addr: 0x20b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[12]
    addr: 0x20c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[13]
    addr: 0x20d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[14]
    addr: 0x20e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[15]
    addr: 0x20f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[16]
    addr: 0x210
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[17]
    addr: 0x211
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[18]
    addr: 0x212
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[19]
    addr: 0x213
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[20]
    addr: 0x214
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[21]
    addr: 0x215
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[22]
    addr: 0x216
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[23]
    addr: 0x217
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[24]
    addr: 0x218
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[25]
    addr: 0x219
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[26]
    addr: 0x21a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[27]
    addr: 0x21b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[28]
    addr: 0x21c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[29]
    addr: 0x21d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[30]
    addr: 0x21e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[31]
    addr: 0x21f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[32]
    addr: 0x220
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[33]
    addr: 0x221
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[34]
    addr: 0x222
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[35]
    addr: 0x223
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[36]
    addr: 0x224
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[37]
    addr: 0x225
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[38]
    addr: 0x226
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[39]
    addr: 0x227
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[40]
    addr: 0x228
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[41]
    addr: 0x229
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[42]
    addr: 0x22a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[43]
    addr: 0x22b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[44]
    addr: 0x22c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[45]
    addr: 0x22d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[46]
    addr: 0x22e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[47]
    addr: 0x22f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[48]
    addr: 0x230
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[49]
    addr: 0x231
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[50]
    addr: 0x232
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[51]
    addr: 0x233
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[52]
    addr: 0x234
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[53]
    addr: 0x235
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[54]
    addr: 0x236
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[55]
    addr: 0x237
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[56]
    addr: 0x238
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[57]
    addr: 0x239
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[58]
    addr: 0x23a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[59]
    addr: 0x23b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[60]
    addr: 0x23c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[61]
    addr: 0x23d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[62]
    addr: 0x23e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[63]
    addr: 0x23f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[64]
    addr: 0x240
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[65]
    addr: 0x241
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[66]
    addr: 0x242
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[67]
    addr: 0x243
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[68]
    addr: 0x244
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[69]
    addr: 0x245
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[70]
    addr: 0x246
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[71]
    addr: 0x247
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[72]
    addr: 0x248
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[73]
    addr: 0x249
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[74]
    addr: 0x24a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[75]
    addr: 0x24b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[76]
    addr: 0x24c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[77]
    addr: 0x24d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[78]
    addr: 0x24e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[79]
    addr: 0x24f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[80]
    addr: 0x250
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[81]
    addr: 0x251
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[82]
    addr: 0x252
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[83]
    addr: 0x253
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[84]
    addr: 0x254
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[85]
    addr: 0x255
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[86]
    addr: 0x256
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[87]
    addr: 0x257
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[88]
    addr: 0x258
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[89]
    addr: 0x259
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[90]
    addr: 0x25a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[91]
    addr: 0x25b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[92]
    addr: 0x25c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[93]
    addr: 0x25d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[94]
    addr: 0x25e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[95]
    addr: 0x25f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[96]
    addr: 0x260
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[97]
    addr: 0x261
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[98]
    addr: 0x262
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[99]
    addr: 0x263
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[100]
    addr: 0x264
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[101]
    addr: 0x265
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[102]
    addr: 0x266
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[103]
    addr: 0x267
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[104]
    addr: 0x268
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[105]
    addr: 0x269
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[106]
    addr: 0x26a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[107]
    addr: 0x26b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[108]
    addr: 0x26c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[109]
    addr: 0x26d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[110]
    addr: 0x26e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[111]
    addr: 0x26f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[112]
    addr: 0x270
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[113]
    addr: 0x271
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[114]
    addr: 0x272
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[115]
    addr: 0x273
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[116]
    addr: 0x274
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[117]
    addr: 0x275
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[118]
    addr: 0x276
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[119]
    addr: 0x277
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[120]
    addr: 0x278
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[121]
    addr: 0x279
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[122]
    addr: 0x27a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[123]
    addr: 0x27b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[124]
    addr: 0x27c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[125]
    addr: 0x27d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[126]
    addr: 0x27e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[127]
    addr: 0x27f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[128]
    addr: 0x280
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[129]
    addr: 0x281
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[130]
    addr: 0x282
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[131]
    addr: 0x283
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[132]
    addr: 0x284
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[133]
    addr: 0x285
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[134]
    addr: 0x286
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[135]
    addr: 0x287
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[136]
    addr: 0x288
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[137]
    addr: 0x289
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[138]
    addr: 0x28a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[139]
    addr: 0x28b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[140]
    addr: 0x28c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[141]
    addr: 0x28d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[142]
    addr: 0x28e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[143]
    addr: 0x28f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[144]
    addr: 0x290
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[145]
    addr: 0x291
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[146]
    addr: 0x292
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[147]
    addr: 0x293
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[148]
    addr: 0x294
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[149]
    addr: 0x295
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[150]
    addr: 0x296
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[151]
    addr: 0x297
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[152]
    addr: 0x298
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[153]
    addr: 0x299
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[154]
    addr: 0x29a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[155]
    addr: 0x29b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[156]
    addr: 0x29c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[157]
    addr: 0x29d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[158]
    addr: 0x29e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[159]
    addr: 0x29f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[160]
    addr: 0x2a0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[161]
    addr: 0x2a1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[162]
    addr: 0x2a2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[163]
    addr: 0x2a3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[164]
    addr: 0x2a4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[165]
    addr: 0x2a5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[166]
    addr: 0x2a6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[167]
    addr: 0x2a7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[168]
    addr: 0x2a8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[169]
    addr: 0x2a9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[170]
    addr: 0x2aa
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[171]
    addr: 0x2ab
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[172]
    addr: 0x2ac
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[173]
    addr: 0x2ad
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[174]
    addr: 0x2ae
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[175]
    addr: 0x2af
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[176]
    addr: 0x2b0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[177]
    addr: 0x2b1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[178]
    addr: 0x2b2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[179]
    addr: 0x2b3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[180]
    addr: 0x2b4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[181]
    addr: 0x2b5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[182]
    addr: 0x2b6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[183]
    addr: 0x2b7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[184]
    addr: 0x2b8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[185]
    addr: 0x2b9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[186]
    addr: 0x2ba
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[187]
    addr: 0x2bb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[188]
    addr: 0x2bc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[189]
    addr: 0x2bd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[190]
    addr: 0x2be
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[191]
    addr: 0x2bf
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[192]
    addr: 0x2c0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[193]
    addr: 0x2c1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[194]
    addr: 0x2c2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[195]
    addr: 0x2c3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[196]
    addr: 0x2c4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[197]
    addr: 0x2c5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[198]
    addr: 0x2c6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[199]
    addr: 0x2c7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[200]
    addr: 0x2c8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[201]
    addr: 0x2c9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[202]
    addr: 0x2ca
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[203]
    addr: 0x2cb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[204]
    addr: 0x2cc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[205]
    addr: 0x2cd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[206]
    addr: 0x2ce
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[207]
    addr: 0x2cf
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[208]
    addr: 0x2d0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[209]
    addr: 0x2d1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[210]
    addr: 0x2d2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[211]
    addr: 0x2d3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[212]
    addr: 0x2d4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[213]
    addr: 0x2d5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[214]
    addr: 0x2d6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[215]
    addr: 0x2d7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[216]
    addr: 0x2d8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[217]
    addr: 0x2d9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[218]
    addr: 0x2da
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[219]
    addr: 0x2db
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[220]
    addr: 0x2dc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[221]
    addr: 0x2dd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[222]
    addr: 0x2de
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[223]
    addr: 0x2df
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[224]
    addr: 0x2e0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[225]
    addr: 0x2e1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[226]
    addr: 0x2e2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[227]
    addr: 0x2e3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[228]
    addr: 0x2e4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[229]
    addr: 0x2e5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[230]
    addr: 0x2e6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[231]
    addr: 0x2e7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[232]
    addr: 0x2e8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[233]
    addr: 0x2e9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[234]
    addr: 0x2ea
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[235]
    addr: 0x2eb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[236]
    addr: 0x2ec
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[237]
    addr: 0x2ed
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[238]
    addr: 0x2ee
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[239]
    addr: 0x2ef
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[240]
    addr: 0x2f0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[241]
    addr: 0x2f1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[242]
    addr: 0x2f2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[243]
    addr: 0x2f3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[244]
    addr: 0x2f4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[245]
    addr: 0x2f5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[246]
    addr: 0x2f6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[247]
    addr: 0x2f7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[248]
    addr: 0x2f8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[249]
    addr: 0x2f9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[250]
    addr: 0x2fa
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[251]
    addr: 0x2fb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[252]
    addr: 0x2fc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[253]
    addr: 0x2fd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[254]
    addr: 0x2fe
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[255]
    addr: 0x2ff
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[256]
    addr: 0x300
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[257]
    addr: 0x301
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[258]
    addr: 0x302
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[259]
    addr: 0x303
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[260]
    addr: 0x304
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[261]
    addr: 0x305
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[262]
    addr: 0x306
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[263]
    addr: 0x307
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[264]
    addr: 0x308
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[265]
    addr: 0x309
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[266]
    addr: 0x30a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[267]
    addr: 0x30b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[268]
    addr: 0x30c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[269]
    addr: 0x30d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[270]
    addr: 0x30e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[271]
    addr: 0x30f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[272]
    addr: 0x310
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[273]
    addr: 0x311
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[274]
    addr: 0x312
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[275]
    addr: 0x313
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[276]
    addr: 0x314
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[277]
    addr: 0x315
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[278]
    addr: 0x316
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[279]
    addr: 0x317
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[280]
    addr: 0x318
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[281]
    addr: 0x319
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[282]
    addr: 0x31a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[283]
    addr: 0x31b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[284]
    addr: 0x31c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[285]
    addr: 0x31d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[286]
    addr: 0x31e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[287]
    addr: 0x31f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[288]
    addr: 0x320
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[289]
    addr: 0x321
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[290]
    addr: 0x322
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[291]
    addr: 0x323
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[292]
    addr: 0x324
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[293]
    addr: 0x325
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[294]
    addr: 0x326
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[295]
    addr: 0x327
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[296]
    addr: 0x328
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[297]
    addr: 0x329
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[298]
    addr: 0x32a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[299]
    addr: 0x32b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[300]
    addr: 0x32c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[301]
    addr: 0x32d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[302]
    addr: 0x32e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[303]
    addr: 0x32f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[304]
    addr: 0x330
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[305]
    addr: 0x331
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[306]
    addr: 0x332
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[307]
    addr: 0x333
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[308]
    addr: 0x334
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[309]
    addr: 0x335
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[310]
    addr: 0x336
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[311]
    addr: 0x337
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[312]
    addr: 0x338
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[313]
    addr: 0x339
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[314]
    addr: 0x33a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[315]
    addr: 0x33b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[316]
    addr: 0x33c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[317]
    addr: 0x33d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[318]
    addr: 0x33e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[319]
    addr: 0x33f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[320]
    addr: 0x340
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[321]
    addr: 0x341
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[322]
    addr: 0x342
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[323]
    addr: 0x343
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[324]
    addr: 0x344
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[325]
    addr: 0x345
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[326]
    addr: 0x346
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[327]
    addr: 0x347
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[328]
    addr: 0x348
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[329]
    addr: 0x349
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[330]
    addr: 0x34a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[331]
    addr: 0x34b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[332]
    addr: 0x34c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[333]
    addr: 0x34d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[334]
    addr: 0x34e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[335]
    addr: 0x34f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[336]
    addr: 0x350
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[337]
    addr: 0x351
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[338]
    addr: 0x352
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[339]
    addr: 0x353
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[340]
    addr: 0x354
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[341]
    addr: 0x355
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[342]
    addr: 0x356
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[343]
    addr: 0x357
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[344]
    addr: 0x358
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[345]
    addr: 0x359
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[346]
    addr: 0x35a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[347]
    addr: 0x35b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[348]
    addr: 0x35c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[349]
    addr: 0x35d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[350]
    addr: 0x35e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[351]
    addr: 0x35f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[352]
    addr: 0x360
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[353]
    addr: 0x361
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[354]
    addr: 0x362
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[355]
    addr: 0x363
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[356]
    addr: 0x364
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[357]
    addr: 0x365
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[358]
    addr: 0x366
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[359]
    addr: 0x367
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[360]
    addr: 0x368
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[361]
    addr: 0x369
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[362]
    addr: 0x36a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[363]
    addr: 0x36b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[364]
    addr: 0x36c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[365]
    addr: 0x36d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[366]
    addr: 0x36e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[367]
    addr: 0x36f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[368]
    addr: 0x370
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[369]
    addr: 0x371
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[370]
    addr: 0x372
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[371]
    addr: 0x373
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[372]
    addr: 0x374
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[373]
    addr: 0x375
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[374]
    addr: 0x376
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[375]
    addr: 0x377
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[376]
    addr: 0x378
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[377]
    addr: 0x379
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[378]
    addr: 0x37a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[379]
    addr: 0x37b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[380]
    addr: 0x37c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[381]
    addr: 0x37d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[382]
    addr: 0x37e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[383]
    addr: 0x37f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[384]
    addr: 0x380
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[385]
    addr: 0x381
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[386]
    addr: 0x382
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[387]
    addr: 0x383
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[388]
    addr: 0x384
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[389]
    addr: 0x385
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[390]
    addr: 0x386
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[391]
    addr: 0x387
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[392]
    addr: 0x388
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[393]
    addr: 0x389
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[394]
    addr: 0x38a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[395]
    addr: 0x38b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[396]
    addr: 0x38c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[397]
    addr: 0x38d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[398]
    addr: 0x38e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[399]
    addr: 0x38f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[400]
    addr: 0x390
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[401]
    addr: 0x391
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[402]
    addr: 0x392
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[403]
    addr: 0x393
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[404]
    addr: 0x394
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[405]
    addr: 0x395
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[406]
    addr: 0x396
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[407]
    addr: 0x397
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[408]
    addr: 0x398
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[409]
    addr: 0x399
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[410]
    addr: 0x39a
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[411]
    addr: 0x39b
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[412]
    addr: 0x39c
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[413]
    addr: 0x39d
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[414]
    addr: 0x39e
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[415]
    addr: 0x39f
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[416]
    addr: 0x3a0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[417]
    addr: 0x3a1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[418]
    addr: 0x3a2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[419]
    addr: 0x3a3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[420]
    addr: 0x3a4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[421]
    addr: 0x3a5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[422]
    addr: 0x3a6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[423]
    addr: 0x3a7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[424]
    addr: 0x3a8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[425]
    addr: 0x3a9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[426]
    addr: 0x3aa
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[427]
    addr: 0x3ab
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[428]
    addr: 0x3ac
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[429]
    addr: 0x3ad
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[430]
    addr: 0x3ae
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[431]
    addr: 0x3af
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[432]
    addr: 0x3b0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[433]
    addr: 0x3b1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[434]
    addr: 0x3b2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[435]
    addr: 0x3b3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[436]
    addr: 0x3b4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[437]
    addr: 0x3b5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[438]
    addr: 0x3b6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[439]
    addr: 0x3b7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[440]
    addr: 0x3b8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[441]
    addr: 0x3b9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[442]
    addr: 0x3ba
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[443]
    addr: 0x3bb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[444]
    addr: 0x3bc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[445]
    addr: 0x3bd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[446]
    addr: 0x3be
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[447]
    addr: 0x3bf
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[448]
    addr: 0x3c0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[449]
    addr: 0x3c1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[450]
    addr: 0x3c2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[451]
    addr: 0x3c3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[452]
    addr: 0x3c4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[453]
    addr: 0x3c5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[454]
    addr: 0x3c6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[455]
    addr: 0x3c7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[456]
    addr: 0x3c8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[457]
    addr: 0x3c9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[458]
    addr: 0x3ca
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[459]
    addr: 0x3cb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[460]
    addr: 0x3cc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[461]
    addr: 0x3cd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[462]
    addr: 0x3ce
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[463]
    addr: 0x3cf
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[464]
    addr: 0x3d0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[465]
    addr: 0x3d1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[466]
    addr: 0x3d2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[467]
    addr: 0x3d3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[468]
    addr: 0x3d4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[469]
    addr: 0x3d5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[470]
    addr: 0x3d6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[471]
    addr: 0x3d7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[472]
    addr: 0x3d8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[473]
    addr: 0x3d9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[474]
    addr: 0x3da
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[475]
    addr: 0x3db
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[476]
    addr: 0x3dc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[477]
    addr: 0x3dd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[478]
    addr: 0x3de
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[479]
    addr: 0x3df
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[480]
    addr: 0x3e0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[481]
    addr: 0x3e1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[482]
    addr: 0x3e2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[483]
    addr: 0x3e3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[484]
    addr: 0x3e4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[485]
    addr: 0x3e5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[486]
    addr: 0x3e6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[487]
    addr: 0x3e7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[488]
    addr: 0x3e8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[489]
    addr: 0x3e9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[490]
    addr: 0x3ea
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[491]
    addr: 0x3eb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[492]
    addr: 0x3ec
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[493]
    addr: 0x3ed
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[494]
    addr: 0x3ee
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[495]
    addr: 0x3ef
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[496]
    addr: 0x3f0
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[497]
    addr: 0x3f1
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[498]
    addr: 0x3f2
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[499]
    addr: 0x3f3
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[500]
    addr: 0x3f4
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[501]
    addr: 0x3f5
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[502]
    addr: 0x3f6
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[503]
    addr: 0x3f7
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[504]
    addr: 0x3f8
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[505]
    addr: 0x3f9
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[506]
    addr: 0x3fa
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[507]
    addr: 0x3fb
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[508]
    addr: 0x3fc
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[509]
    addr: 0x3fd
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[510]
    addr: 0x3fe
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: M_MEM[511]
    addr: 0x3ff
    size_bits: 8
    description: memory that stores M
    fields: []
  - !Register
    name: RB_MEM[0]
    addr: 0x400
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[1]
    addr: 0x401
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[2]
    addr: 0x402
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[3]
    addr: 0x403
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[4]
    addr: 0x404
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[5]
    addr: 0x405
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[6]
    addr: 0x406
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[7]
    addr: 0x407
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[8]
    addr: 0x408
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[9]
    addr: 0x409
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[10]
    addr: 0x40a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[11]
    addr: 0x40b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[12]
    addr: 0x40c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[13]
    addr: 0x40d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[14]
    addr: 0x40e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[15]
    addr: 0x40f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[16]
    addr: 0x410
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[17]
    addr: 0x411
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[18]
    addr: 0x412
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[19]
    addr: 0x413
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[20]
    addr: 0x414
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[21]
    addr: 0x415
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[22]
    addr: 0x416
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[23]
    addr: 0x417
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[24]
    addr: 0x418
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[25]
    addr: 0x419
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[26]
    addr: 0x41a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[27]
    addr: 0x41b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[28]
    addr: 0x41c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[29]
    addr: 0x41d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[30]
    addr: 0x41e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[31]
    addr: 0x41f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[32]
    addr: 0x420
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[33]
    addr: 0x421
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[34]
    addr: 0x422
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[35]
    addr: 0x423
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[36]
    addr: 0x424
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[37]
    addr: 0x425
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[38]
    addr: 0x426
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[39]
    addr: 0x427
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[40]
    addr: 0x428
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[41]
    addr: 0x429
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[42]
    addr: 0x42a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[43]
    addr: 0x42b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[44]
    addr: 0x42c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[45]
    addr: 0x42d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[46]
    addr: 0x42e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[47]
    addr: 0x42f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[48]
    addr: 0x430
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[49]
    addr: 0x431
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[50]
    addr: 0x432
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[51]
    addr: 0x433
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[52]
    addr: 0x434
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[53]
    addr: 0x435
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[54]
    addr: 0x436
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[55]
    addr: 0x437
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[56]
    addr: 0x438
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[57]
    addr: 0x439
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[58]
    addr: 0x43a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[59]
    addr: 0x43b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[60]
    addr: 0x43c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[61]
    addr: 0x43d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[62]
    addr: 0x43e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[63]
    addr: 0x43f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[64]
    addr: 0x440
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[65]
    addr: 0x441
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[66]
    addr: 0x442
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[67]
    addr: 0x443
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[68]
    addr: 0x444
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[69]
    addr: 0x445
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[70]
    addr: 0x446
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[71]
    addr: 0x447
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[72]
    addr: 0x448
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[73]
    addr: 0x449
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[74]
    addr: 0x44a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[75]
    addr: 0x44b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[76]
    addr: 0x44c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[77]
    addr: 0x44d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[78]
    addr: 0x44e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[79]
    addr: 0x44f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[80]
    addr: 0x450
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[81]
    addr: 0x451
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[82]
    addr: 0x452
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[83]
    addr: 0x453
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[84]
    addr: 0x454
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[85]
    addr: 0x455
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[86]
    addr: 0x456
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[87]
    addr: 0x457
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[88]
    addr: 0x458
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[89]
    addr: 0x459
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[90]
    addr: 0x45a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[91]
    addr: 0x45b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[92]
    addr: 0x45c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[93]
    addr: 0x45d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[94]
    addr: 0x45e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[95]
    addr: 0x45f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[96]
    addr: 0x460
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[97]
    addr: 0x461
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[98]
    addr: 0x462
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[99]
    addr: 0x463
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[100]
    addr: 0x464
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[101]
    addr: 0x465
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[102]
    addr: 0x466
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[103]
    addr: 0x467
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[104]
    addr: 0x468
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[105]
    addr: 0x469
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[106]
    addr: 0x46a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[107]
    addr: 0x46b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[108]
    addr: 0x46c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[109]
    addr: 0x46d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[110]
    addr: 0x46e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[111]
    addr: 0x46f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[112]
    addr: 0x470
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[113]
    addr: 0x471
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[114]
    addr: 0x472
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[115]
    addr: 0x473
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[116]
    addr: 0x474
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[117]
    addr: 0x475
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[118]
    addr: 0x476
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[119]
    addr: 0x477
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[120]
    addr: 0x478
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[121]
    addr: 0x479
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[122]
    addr: 0x47a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[123]
    addr: 0x47b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[124]
    addr: 0x47c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[125]
    addr: 0x47d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[126]
    addr: 0x47e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[127]
    addr: 0x47f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[128]
    addr: 0x480
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[129]
    addr: 0x481
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[130]
    addr: 0x482
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[131]
    addr: 0x483
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[132]
    addr: 0x484
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[133]
    addr: 0x485
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[134]
    addr: 0x486
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[135]
    addr: 0x487
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[136]
    addr: 0x488
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[137]
    addr: 0x489
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[138]
    addr: 0x48a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[139]
    addr: 0x48b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[140]
    addr: 0x48c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[141]
    addr: 0x48d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[142]
    addr: 0x48e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[143]
    addr: 0x48f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[144]
    addr: 0x490
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[145]
    addr: 0x491
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[146]
    addr: 0x492
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[147]
    addr: 0x493
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[148]
    addr: 0x494
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[149]
    addr: 0x495
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[150]
    addr: 0x496
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[151]
    addr: 0x497
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[152]
    addr: 0x498
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[153]
    addr: 0x499
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[154]
    addr: 0x49a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[155]
    addr: 0x49b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[156]
    addr: 0x49c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[157]
    addr: 0x49d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[158]
    addr: 0x49e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[159]
    addr: 0x49f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[160]
    addr: 0x4a0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[161]
    addr: 0x4a1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[162]
    addr: 0x4a2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[163]
    addr: 0x4a3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[164]
    addr: 0x4a4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[165]
    addr: 0x4a5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[166]
    addr: 0x4a6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[167]
    addr: 0x4a7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[168]
    addr: 0x4a8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[169]
    addr: 0x4a9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[170]
    addr: 0x4aa
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[171]
    addr: 0x4ab
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[172]
    addr: 0x4ac
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[173]
    addr: 0x4ad
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[174]
    addr: 0x4ae
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[175]
    addr: 0x4af
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[176]
    addr: 0x4b0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[177]
    addr: 0x4b1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[178]
    addr: 0x4b2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[179]
    addr: 0x4b3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[180]
    addr: 0x4b4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[181]
    addr: 0x4b5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[182]
    addr: 0x4b6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[183]
    addr: 0x4b7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[184]
    addr: 0x4b8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[185]
    addr: 0x4b9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[186]
    addr: 0x4ba
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[187]
    addr: 0x4bb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[188]
    addr: 0x4bc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[189]
    addr: 0x4bd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[190]
    addr: 0x4be
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[191]
    addr: 0x4bf
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[192]
    addr: 0x4c0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[193]
    addr: 0x4c1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[194]
    addr: 0x4c2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[195]
    addr: 0x4c3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[196]
    addr: 0x4c4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[197]
    addr: 0x4c5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[198]
    addr: 0x4c6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[199]
    addr: 0x4c7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[200]
    addr: 0x4c8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[201]
    addr: 0x4c9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[202]
    addr: 0x4ca
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[203]
    addr: 0x4cb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[204]
    addr: 0x4cc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[205]
    addr: 0x4cd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[206]
    addr: 0x4ce
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[207]
    addr: 0x4cf
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[208]
    addr: 0x4d0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[209]
    addr: 0x4d1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[210]
    addr: 0x4d2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[211]
    addr: 0x4d3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[212]
    addr: 0x4d4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[213]
    addr: 0x4d5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[214]
    addr: 0x4d6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[215]
    addr: 0x4d7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[216]
    addr: 0x4d8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[217]
    addr: 0x4d9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[218]
    addr: 0x4da
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[219]
    addr: 0x4db
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[220]
    addr: 0x4dc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[221]
    addr: 0x4dd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[222]
    addr: 0x4de
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[223]
    addr: 0x4df
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[224]
    addr: 0x4e0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[225]
    addr: 0x4e1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[226]
    addr: 0x4e2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[227]
    addr: 0x4e3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[228]
    addr: 0x4e4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[229]
    addr: 0x4e5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[230]
    addr: 0x4e6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[231]
    addr: 0x4e7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[232]
    addr: 0x4e8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[233]
    addr: 0x4e9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[234]
    addr: 0x4ea
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[235]
    addr: 0x4eb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[236]
    addr: 0x4ec
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[237]
    addr: 0x4ed
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[238]
    addr: 0x4ee
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[239]
    addr: 0x4ef
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[240]
    addr: 0x4f0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[241]
    addr: 0x4f1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[242]
    addr: 0x4f2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[243]
    addr: 0x4f3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[244]
    addr: 0x4f4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[245]
    addr: 0x4f5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[246]
    addr: 0x4f6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[247]
    addr: 0x4f7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[248]
    addr: 0x4f8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[249]
    addr: 0x4f9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[250]
    addr: 0x4fa
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[251]
    addr: 0x4fb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[252]
    addr: 0x4fc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[253]
    addr: 0x4fd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[254]
    addr: 0x4fe
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[255]
    addr: 0x4ff
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[256]
    addr: 0x500
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[257]
    addr: 0x501
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[258]
    addr: 0x502
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[259]
    addr: 0x503
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[260]
    addr: 0x504
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[261]
    addr: 0x505
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[262]
    addr: 0x506
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[263]
    addr: 0x507
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[264]
    addr: 0x508
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[265]
    addr: 0x509
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[266]
    addr: 0x50a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[267]
    addr: 0x50b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[268]
    addr: 0x50c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[269]
    addr: 0x50d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[270]
    addr: 0x50e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[271]
    addr: 0x50f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[272]
    addr: 0x510
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[273]
    addr: 0x511
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[274]
    addr: 0x512
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[275]
    addr: 0x513
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[276]
    addr: 0x514
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[277]
    addr: 0x515
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[278]
    addr: 0x516
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[279]
    addr: 0x517
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[280]
    addr: 0x518
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[281]
    addr: 0x519
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[282]
    addr: 0x51a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[283]
    addr: 0x51b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[284]
    addr: 0x51c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[285]
    addr: 0x51d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[286]
    addr: 0x51e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[287]
    addr: 0x51f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[288]
    addr: 0x520
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[289]
    addr: 0x521
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[290]
    addr: 0x522
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[291]
    addr: 0x523
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[292]
    addr: 0x524
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[293]
    addr: 0x525
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[294]
    addr: 0x526
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[295]
    addr: 0x527
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[296]
    addr: 0x528
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[297]
    addr: 0x529
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[298]
    addr: 0x52a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[299]
    addr: 0x52b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[300]
    addr: 0x52c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[301]
    addr: 0x52d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[302]
    addr: 0x52e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[303]
    addr: 0x52f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[304]
    addr: 0x530
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[305]
    addr: 0x531
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[306]
    addr: 0x532
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[307]
    addr: 0x533
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[308]
    addr: 0x534
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[309]
    addr: 0x535
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[310]
    addr: 0x536
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[311]
    addr: 0x537
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[312]
    addr: 0x538
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[313]
    addr: 0x539
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[314]
    addr: 0x53a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[315]
    addr: 0x53b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[316]
    addr: 0x53c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[317]
    addr: 0x53d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[318]
    addr: 0x53e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[319]
    addr: 0x53f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[320]
    addr: 0x540
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[321]
    addr: 0x541
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[322]
    addr: 0x542
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[323]
    addr: 0x543
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[324]
    addr: 0x544
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[325]
    addr: 0x545
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[326]
    addr: 0x546
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[327]
    addr: 0x547
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[328]
    addr: 0x548
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[329]
    addr: 0x549
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[330]
    addr: 0x54a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[331]
    addr: 0x54b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[332]
    addr: 0x54c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[333]
    addr: 0x54d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[334]
    addr: 0x54e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[335]
    addr: 0x54f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[336]
    addr: 0x550
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[337]
    addr: 0x551
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[338]
    addr: 0x552
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[339]
    addr: 0x553
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[340]
    addr: 0x554
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[341]
    addr: 0x555
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[342]
    addr: 0x556
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[343]
    addr: 0x557
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[344]
    addr: 0x558
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[345]
    addr: 0x559
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[346]
    addr: 0x55a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[347]
    addr: 0x55b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[348]
    addr: 0x55c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[349]
    addr: 0x55d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[350]
    addr: 0x55e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[351]
    addr: 0x55f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[352]
    addr: 0x560
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[353]
    addr: 0x561
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[354]
    addr: 0x562
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[355]
    addr: 0x563
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[356]
    addr: 0x564
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[357]
    addr: 0x565
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[358]
    addr: 0x566
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[359]
    addr: 0x567
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[360]
    addr: 0x568
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[361]
    addr: 0x569
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[362]
    addr: 0x56a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[363]
    addr: 0x56b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[364]
    addr: 0x56c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[365]
    addr: 0x56d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[366]
    addr: 0x56e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[367]
    addr: 0x56f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[368]
    addr: 0x570
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[369]
    addr: 0x571
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[370]
    addr: 0x572
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[371]
    addr: 0x573
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[372]
    addr: 0x574
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[373]
    addr: 0x575
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[374]
    addr: 0x576
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[375]
    addr: 0x577
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[376]
    addr: 0x578
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[377]
    addr: 0x579
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[378]
    addr: 0x57a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[379]
    addr: 0x57b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[380]
    addr: 0x57c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[381]
    addr: 0x57d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[382]
    addr: 0x57e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[383]
    addr: 0x57f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[384]
    addr: 0x580
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[385]
    addr: 0x581
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[386]
    addr: 0x582
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[387]
    addr: 0x583
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[388]
    addr: 0x584
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[389]
    addr: 0x585
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[390]
    addr: 0x586
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[391]
    addr: 0x587
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[392]
    addr: 0x588
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[393]
    addr: 0x589
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[394]
    addr: 0x58a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[395]
    addr: 0x58b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[396]
    addr: 0x58c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[397]
    addr: 0x58d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[398]
    addr: 0x58e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[399]
    addr: 0x58f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[400]
    addr: 0x590
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[401]
    addr: 0x591
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[402]
    addr: 0x592
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[403]
    addr: 0x593
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[404]
    addr: 0x594
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[405]
    addr: 0x595
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[406]
    addr: 0x596
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[407]
    addr: 0x597
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[408]
    addr: 0x598
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[409]
    addr: 0x599
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[410]
    addr: 0x59a
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[411]
    addr: 0x59b
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[412]
    addr: 0x59c
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[413]
    addr: 0x59d
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[414]
    addr: 0x59e
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[415]
    addr: 0x59f
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[416]
    addr: 0x5a0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[417]
    addr: 0x5a1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[418]
    addr: 0x5a2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[419]
    addr: 0x5a3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[420]
    addr: 0x5a4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[421]
    addr: 0x5a5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[422]
    addr: 0x5a6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[423]
    addr: 0x5a7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[424]
    addr: 0x5a8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[425]
    addr: 0x5a9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[426]
    addr: 0x5aa
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[427]
    addr: 0x5ab
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[428]
    addr: 0x5ac
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[429]
    addr: 0x5ad
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[430]
    addr: 0x5ae
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[431]
    addr: 0x5af
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[432]
    addr: 0x5b0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[433]
    addr: 0x5b1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[434]
    addr: 0x5b2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[435]
    addr: 0x5b3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[436]
    addr: 0x5b4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[437]
    addr: 0x5b5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[438]
    addr: 0x5b6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[439]
    addr: 0x5b7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[440]
    addr: 0x5b8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[441]
    addr: 0x5b9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[442]
    addr: 0x5ba
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[443]
    addr: 0x5bb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[444]
    addr: 0x5bc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[445]
    addr: 0x5bd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[446]
    addr: 0x5be
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[447]
    addr: 0x5bf
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[448]
    addr: 0x5c0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[449]
    addr: 0x5c1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[450]
    addr: 0x5c2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[451]
    addr: 0x5c3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[452]
    addr: 0x5c4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[453]
    addr: 0x5c5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[454]
    addr: 0x5c6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[455]
    addr: 0x5c7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[456]
    addr: 0x5c8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[457]
    addr: 0x5c9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[458]
    addr: 0x5ca
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[459]
    addr: 0x5cb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[460]
    addr: 0x5cc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[461]
    addr: 0x5cd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[462]
    addr: 0x5ce
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[463]
    addr: 0x5cf
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[464]
    addr: 0x5d0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[465]
    addr: 0x5d1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[466]
    addr: 0x5d2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[467]
    addr: 0x5d3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[468]
    addr: 0x5d4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[469]
    addr: 0x5d5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[470]
    addr: 0x5d6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[471]
    addr: 0x5d7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[472]
    addr: 0x5d8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[473]
    addr: 0x5d9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[474]
    addr: 0x5da
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[475]
    addr: 0x5db
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[476]
    addr: 0x5dc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[477]
    addr: 0x5dd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[478]
    addr: 0x5de
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[479]
    addr: 0x5df
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[480]
    addr: 0x5e0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[481]
    addr: 0x5e1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[482]
    addr: 0x5e2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[483]
    addr: 0x5e3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[484]
    addr: 0x5e4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[485]
    addr: 0x5e5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[486]
    addr: 0x5e6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[487]
    addr: 0x5e7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[488]
    addr: 0x5e8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[489]
    addr: 0x5e9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[490]
    addr: 0x5ea
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[491]
    addr: 0x5eb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[492]
    addr: 0x5ec
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[493]
    addr: 0x5ed
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[494]
    addr: 0x5ee
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[495]
    addr: 0x5ef
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[496]
    addr: 0x5f0
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[497]
    addr: 0x5f1
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[498]
    addr: 0x5f2
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[499]
    addr: 0x5f3
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[500]
    addr: 0x5f4
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[501]
    addr: 0x5f5
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[502]
    addr: 0x5f6
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[503]
    addr: 0x5f7
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[504]
    addr: 0x5f8
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[505]
    addr: 0x5f9
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[506]
    addr: 0x5fa
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[507]
    addr: 0x5fb
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[508]
    addr: 0x5fc
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[509]
    addr: 0x5fd
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[510]
    addr: 0x5fe
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: RB_MEM[511]
    addr: 0x5ff
    size_bits: 8
    description: memory that stores Rb
    fields: []
  - !Register
    name: BOX_MEM[0]
    addr: 0x600
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[1]
    addr: 0x601
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[2]
    addr: 0x602
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[3]
    addr: 0x603
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[4]
    addr: 0x604
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[5]
    addr: 0x605
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[6]
    addr: 0x606
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[7]
    addr: 0x607
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[8]
    addr: 0x608
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[9]
    addr: 0x609
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[10]
    addr: 0x60a
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[11]
    addr: 0x60b
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[12]
    addr: 0x60c
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[13]
    addr: 0x60d
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[14]
    addr: 0x60e
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[15]
    addr: 0x60f
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[16]
    addr: 0x610
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[17]
    addr: 0x611
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[18]
    addr: 0x612
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[19]
    addr: 0x613
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[20]
    addr: 0x614
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[21]
    addr: 0x615
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[22]
    addr: 0x616
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[23]
    addr: 0x617
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[24]
    addr: 0x618
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[25]
    addr: 0x619
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[26]
    addr: 0x61a
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[27]
    addr: 0x61b
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[28]
    addr: 0x61c
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[29]
    addr: 0x61d
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[30]
    addr: 0x61e
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[31]
    addr: 0x61f
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[32]
    addr: 0x620
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[33]
    addr: 0x621
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[34]
    addr: 0x622
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[35]
    addr: 0x623
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[36]
    addr: 0x624
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[37]
    addr: 0x625
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[38]
    addr: 0x626
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[39]
    addr: 0x627
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[40]
    addr: 0x628
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[41]
    addr: 0x629
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[42]
    addr: 0x62a
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[43]
    addr: 0x62b
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[44]
    addr: 0x62c
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[45]
    addr: 0x62d
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[46]
    addr: 0x62e
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: BOX_MEM[47]
    addr: 0x62f
    size_bits: 8
    description: memory that stores BOX
    fields: []
  - !Register
    name: X_MEM[0]
    addr: 0x800
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[1]
    addr: 0x801
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[2]
    addr: 0x802
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[3]
    addr: 0x803
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[4]
    addr: 0x804
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[5]
    addr: 0x805
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[6]
    addr: 0x806
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[7]
    addr: 0x807
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[8]
    addr: 0x808
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[9]
    addr: 0x809
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[10]
    addr: 0x80a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[11]
    addr: 0x80b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[12]
    addr: 0x80c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[13]
    addr: 0x80d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[14]
    addr: 0x80e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[15]
    addr: 0x80f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[16]
    addr: 0x810
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[17]
    addr: 0x811
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[18]
    addr: 0x812
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[19]
    addr: 0x813
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[20]
    addr: 0x814
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[21]
    addr: 0x815
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[22]
    addr: 0x816
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[23]
    addr: 0x817
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[24]
    addr: 0x818
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[25]
    addr: 0x819
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[26]
    addr: 0x81a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[27]
    addr: 0x81b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[28]
    addr: 0x81c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[29]
    addr: 0x81d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[30]
    addr: 0x81e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[31]
    addr: 0x81f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[32]
    addr: 0x820
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[33]
    addr: 0x821
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[34]
    addr: 0x822
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[35]
    addr: 0x823
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[36]
    addr: 0x824
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[37]
    addr: 0x825
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[38]
    addr: 0x826
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[39]
    addr: 0x827
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[40]
    addr: 0x828
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[41]
    addr: 0x829
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[42]
    addr: 0x82a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[43]
    addr: 0x82b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[44]
    addr: 0x82c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[45]
    addr: 0x82d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[46]
    addr: 0x82e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[47]
    addr: 0x82f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[48]
    addr: 0x830
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[49]
    addr: 0x831
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[50]
    addr: 0x832
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[51]
    addr: 0x833
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[52]
    addr: 0x834
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[53]
    addr: 0x835
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[54]
    addr: 0x836
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[55]
    addr: 0x837
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[56]
    addr: 0x838
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[57]
    addr: 0x839
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[58]
    addr: 0x83a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[59]
    addr: 0x83b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[60]
    addr: 0x83c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[61]
    addr: 0x83d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[62]
    addr: 0x83e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[63]
    addr: 0x83f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[64]
    addr: 0x840
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[65]
    addr: 0x841
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[66]
    addr: 0x842
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[67]
    addr: 0x843
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[68]
    addr: 0x844
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[69]
    addr: 0x845
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[70]
    addr: 0x846
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[71]
    addr: 0x847
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[72]
    addr: 0x848
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[73]
    addr: 0x849
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[74]
    addr: 0x84a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[75]
    addr: 0x84b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[76]
    addr: 0x84c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[77]
    addr: 0x84d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[78]
    addr: 0x84e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[79]
    addr: 0x84f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[80]
    addr: 0x850
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[81]
    addr: 0x851
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[82]
    addr: 0x852
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[83]
    addr: 0x853
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[84]
    addr: 0x854
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[85]
    addr: 0x855
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[86]
    addr: 0x856
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[87]
    addr: 0x857
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[88]
    addr: 0x858
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[89]
    addr: 0x859
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[90]
    addr: 0x85a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[91]
    addr: 0x85b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[92]
    addr: 0x85c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[93]
    addr: 0x85d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[94]
    addr: 0x85e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[95]
    addr: 0x85f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[96]
    addr: 0x860
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[97]
    addr: 0x861
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[98]
    addr: 0x862
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[99]
    addr: 0x863
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[100]
    addr: 0x864
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[101]
    addr: 0x865
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[102]
    addr: 0x866
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[103]
    addr: 0x867
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[104]
    addr: 0x868
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[105]
    addr: 0x869
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[106]
    addr: 0x86a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[107]
    addr: 0x86b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[108]
    addr: 0x86c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[109]
    addr: 0x86d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[110]
    addr: 0x86e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[111]
    addr: 0x86f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[112]
    addr: 0x870
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[113]
    addr: 0x871
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[114]
    addr: 0x872
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[115]
    addr: 0x873
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[116]
    addr: 0x874
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[117]
    addr: 0x875
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[118]
    addr: 0x876
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[119]
    addr: 0x877
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[120]
    addr: 0x878
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[121]
    addr: 0x879
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[122]
    addr: 0x87a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[123]
    addr: 0x87b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[124]
    addr: 0x87c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[125]
    addr: 0x87d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[126]
    addr: 0x87e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[127]
    addr: 0x87f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[128]
    addr: 0x880
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[129]
    addr: 0x881
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[130]
    addr: 0x882
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[131]
    addr: 0x883
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[132]
    addr: 0x884
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[133]
    addr: 0x885
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[134]
    addr: 0x886
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[135]
    addr: 0x887
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[136]
    addr: 0x888
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[137]
    addr: 0x889
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[138]
    addr: 0x88a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[139]
    addr: 0x88b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[140]
    addr: 0x88c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[141]
    addr: 0x88d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[142]
    addr: 0x88e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[143]
    addr: 0x88f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[144]
    addr: 0x890
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[145]
    addr: 0x891
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[146]
    addr: 0x892
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[147]
    addr: 0x893
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[148]
    addr: 0x894
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[149]
    addr: 0x895
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[150]
    addr: 0x896
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[151]
    addr: 0x897
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[152]
    addr: 0x898
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[153]
    addr: 0x899
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[154]
    addr: 0x89a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[155]
    addr: 0x89b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[156]
    addr: 0x89c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[157]
    addr: 0x89d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[158]
    addr: 0x89e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[159]
    addr: 0x89f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[160]
    addr: 0x8a0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[161]
    addr: 0x8a1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[162]
    addr: 0x8a2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[163]
    addr: 0x8a3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[164]
    addr: 0x8a4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[165]
    addr: 0x8a5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[166]
    addr: 0x8a6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[167]
    addr: 0x8a7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[168]
    addr: 0x8a8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[169]
    addr: 0x8a9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[170]
    addr: 0x8aa
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[171]
    addr: 0x8ab
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[172]
    addr: 0x8ac
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[173]
    addr: 0x8ad
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[174]
    addr: 0x8ae
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[175]
    addr: 0x8af
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[176]
    addr: 0x8b0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[177]
    addr: 0x8b1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[178]
    addr: 0x8b2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[179]
    addr: 0x8b3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[180]
    addr: 0x8b4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[181]
    addr: 0x8b5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[182]
    addr: 0x8b6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[183]
    addr: 0x8b7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[184]
    addr: 0x8b8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[185]
    addr: 0x8b9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[186]
    addr: 0x8ba
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[187]
    addr: 0x8bb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[188]
    addr: 0x8bc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[189]
    addr: 0x8bd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[190]
    addr: 0x8be
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[191]
    addr: 0x8bf
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[192]
    addr: 0x8c0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[193]
    addr: 0x8c1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[194]
    addr: 0x8c2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[195]
    addr: 0x8c3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[196]
    addr: 0x8c4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[197]
    addr: 0x8c5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[198]
    addr: 0x8c6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[199]
    addr: 0x8c7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[200]
    addr: 0x8c8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[201]
    addr: 0x8c9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[202]
    addr: 0x8ca
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[203]
    addr: 0x8cb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[204]
    addr: 0x8cc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[205]
    addr: 0x8cd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[206]
    addr: 0x8ce
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[207]
    addr: 0x8cf
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[208]
    addr: 0x8d0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[209]
    addr: 0x8d1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[210]
    addr: 0x8d2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[211]
    addr: 0x8d3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[212]
    addr: 0x8d4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[213]
    addr: 0x8d5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[214]
    addr: 0x8d6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[215]
    addr: 0x8d7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[216]
    addr: 0x8d8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[217]
    addr: 0x8d9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[218]
    addr: 0x8da
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[219]
    addr: 0x8db
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[220]
    addr: 0x8dc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[221]
    addr: 0x8dd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[222]
    addr: 0x8de
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[223]
    addr: 0x8df
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[224]
    addr: 0x8e0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[225]
    addr: 0x8e1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[226]
    addr: 0x8e2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[227]
    addr: 0x8e3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[228]
    addr: 0x8e4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[229]
    addr: 0x8e5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[230]
    addr: 0x8e6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[231]
    addr: 0x8e7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[232]
    addr: 0x8e8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[233]
    addr: 0x8e9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[234]
    addr: 0x8ea
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[235]
    addr: 0x8eb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[236]
    addr: 0x8ec
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[237]
    addr: 0x8ed
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[238]
    addr: 0x8ee
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[239]
    addr: 0x8ef
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[240]
    addr: 0x8f0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[241]
    addr: 0x8f1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[242]
    addr: 0x8f2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[243]
    addr: 0x8f3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[244]
    addr: 0x8f4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[245]
    addr: 0x8f5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[246]
    addr: 0x8f6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[247]
    addr: 0x8f7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[248]
    addr: 0x8f8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[249]
    addr: 0x8f9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[250]
    addr: 0x8fa
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[251]
    addr: 0x8fb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[252]
    addr: 0x8fc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[253]
    addr: 0x8fd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[254]
    addr: 0x8fe
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[255]
    addr: 0x8ff
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[256]
    addr: 0x900
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[257]
    addr: 0x901
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[258]
    addr: 0x902
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[259]
    addr: 0x903
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[260]
    addr: 0x904
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[261]
    addr: 0x905
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[262]
    addr: 0x906
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[263]
    addr: 0x907
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[264]
    addr: 0x908
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[265]
    addr: 0x909
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[266]
    addr: 0x90a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[267]
    addr: 0x90b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[268]
    addr: 0x90c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[269]
    addr: 0x90d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[270]
    addr: 0x90e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[271]
    addr: 0x90f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[272]
    addr: 0x910
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[273]
    addr: 0x911
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[274]
    addr: 0x912
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[275]
    addr: 0x913
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[276]
    addr: 0x914
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[277]
    addr: 0x915
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[278]
    addr: 0x916
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[279]
    addr: 0x917
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[280]
    addr: 0x918
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[281]
    addr: 0x919
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[282]
    addr: 0x91a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[283]
    addr: 0x91b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[284]
    addr: 0x91c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[285]
    addr: 0x91d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[286]
    addr: 0x91e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[287]
    addr: 0x91f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[288]
    addr: 0x920
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[289]
    addr: 0x921
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[290]
    addr: 0x922
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[291]
    addr: 0x923
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[292]
    addr: 0x924
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[293]
    addr: 0x925
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[294]
    addr: 0x926
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[295]
    addr: 0x927
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[296]
    addr: 0x928
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[297]
    addr: 0x929
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[298]
    addr: 0x92a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[299]
    addr: 0x92b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[300]
    addr: 0x92c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[301]
    addr: 0x92d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[302]
    addr: 0x92e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[303]
    addr: 0x92f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[304]
    addr: 0x930
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[305]
    addr: 0x931
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[306]
    addr: 0x932
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[307]
    addr: 0x933
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[308]
    addr: 0x934
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[309]
    addr: 0x935
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[310]
    addr: 0x936
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[311]
    addr: 0x937
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[312]
    addr: 0x938
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[313]
    addr: 0x939
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[314]
    addr: 0x93a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[315]
    addr: 0x93b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[316]
    addr: 0x93c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[317]
    addr: 0x93d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[318]
    addr: 0x93e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[319]
    addr: 0x93f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[320]
    addr: 0x940
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[321]
    addr: 0x941
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[322]
    addr: 0x942
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[323]
    addr: 0x943
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[324]
    addr: 0x944
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[325]
    addr: 0x945
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[326]
    addr: 0x946
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[327]
    addr: 0x947
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[328]
    addr: 0x948
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[329]
    addr: 0x949
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[330]
    addr: 0x94a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[331]
    addr: 0x94b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[332]
    addr: 0x94c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[333]
    addr: 0x94d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[334]
    addr: 0x94e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[335]
    addr: 0x94f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[336]
    addr: 0x950
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[337]
    addr: 0x951
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[338]
    addr: 0x952
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[339]
    addr: 0x953
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[340]
    addr: 0x954
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[341]
    addr: 0x955
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[342]
    addr: 0x956
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[343]
    addr: 0x957
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[344]
    addr: 0x958
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[345]
    addr: 0x959
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[346]
    addr: 0x95a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[347]
    addr: 0x95b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[348]
    addr: 0x95c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[349]
    addr: 0x95d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[350]
    addr: 0x95e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[351]
    addr: 0x95f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[352]
    addr: 0x960
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[353]
    addr: 0x961
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[354]
    addr: 0x962
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[355]
    addr: 0x963
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[356]
    addr: 0x964
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[357]
    addr: 0x965
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[358]
    addr: 0x966
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[359]
    addr: 0x967
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[360]
    addr: 0x968
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[361]
    addr: 0x969
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[362]
    addr: 0x96a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[363]
    addr: 0x96b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[364]
    addr: 0x96c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[365]
    addr: 0x96d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[366]
    addr: 0x96e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[367]
    addr: 0x96f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[368]
    addr: 0x970
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[369]
    addr: 0x971
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[370]
    addr: 0x972
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[371]
    addr: 0x973
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[372]
    addr: 0x974
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[373]
    addr: 0x975
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[374]
    addr: 0x976
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[375]
    addr: 0x977
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[376]
    addr: 0x978
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[377]
    addr: 0x979
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[378]
    addr: 0x97a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[379]
    addr: 0x97b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[380]
    addr: 0x97c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[381]
    addr: 0x97d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[382]
    addr: 0x97e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[383]
    addr: 0x97f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[384]
    addr: 0x980
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[385]
    addr: 0x981
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[386]
    addr: 0x982
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[387]
    addr: 0x983
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[388]
    addr: 0x984
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[389]
    addr: 0x985
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[390]
    addr: 0x986
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[391]
    addr: 0x987
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[392]
    addr: 0x988
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[393]
    addr: 0x989
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[394]
    addr: 0x98a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[395]
    addr: 0x98b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[396]
    addr: 0x98c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[397]
    addr: 0x98d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[398]
    addr: 0x98e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[399]
    addr: 0x98f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[400]
    addr: 0x990
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[401]
    addr: 0x991
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[402]
    addr: 0x992
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[403]
    addr: 0x993
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[404]
    addr: 0x994
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[405]
    addr: 0x995
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[406]
    addr: 0x996
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[407]
    addr: 0x997
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[408]
    addr: 0x998
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[409]
    addr: 0x999
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[410]
    addr: 0x99a
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[411]
    addr: 0x99b
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[412]
    addr: 0x99c
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[413]
    addr: 0x99d
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[414]
    addr: 0x99e
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[415]
    addr: 0x99f
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[416]
    addr: 0x9a0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[417]
    addr: 0x9a1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[418]
    addr: 0x9a2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[419]
    addr: 0x9a3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[420]
    addr: 0x9a4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[421]
    addr: 0x9a5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[422]
    addr: 0x9a6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[423]
    addr: 0x9a7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[424]
    addr: 0x9a8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[425]
    addr: 0x9a9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[426]
    addr: 0x9aa
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[427]
    addr: 0x9ab
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[428]
    addr: 0x9ac
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[429]
    addr: 0x9ad
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[430]
    addr: 0x9ae
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[431]
    addr: 0x9af
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[432]
    addr: 0x9b0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[433]
    addr: 0x9b1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[434]
    addr: 0x9b2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[435]
    addr: 0x9b3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[436]
    addr: 0x9b4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[437]
    addr: 0x9b5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[438]
    addr: 0x9b6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[439]
    addr: 0x9b7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[440]
    addr: 0x9b8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[441]
    addr: 0x9b9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[442]
    addr: 0x9ba
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[443]
    addr: 0x9bb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[444]
    addr: 0x9bc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[445]
    addr: 0x9bd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[446]
    addr: 0x9be
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[447]
    addr: 0x9bf
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[448]
    addr: 0x9c0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[449]
    addr: 0x9c1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[450]
    addr: 0x9c2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[451]
    addr: 0x9c3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[452]
    addr: 0x9c4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[453]
    addr: 0x9c5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[454]
    addr: 0x9c6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[455]
    addr: 0x9c7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[456]
    addr: 0x9c8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[457]
    addr: 0x9c9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[458]
    addr: 0x9ca
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[459]
    addr: 0x9cb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[460]
    addr: 0x9cc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[461]
    addr: 0x9cd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[462]
    addr: 0x9ce
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[463]
    addr: 0x9cf
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[464]
    addr: 0x9d0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[465]
    addr: 0x9d1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[466]
    addr: 0x9d2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[467]
    addr: 0x9d3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[468]
    addr: 0x9d4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[469]
    addr: 0x9d5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[470]
    addr: 0x9d6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[471]
    addr: 0x9d7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[472]
    addr: 0x9d8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[473]
    addr: 0x9d9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[474]
    addr: 0x9da
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[475]
    addr: 0x9db
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[476]
    addr: 0x9dc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[477]
    addr: 0x9dd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[478]
    addr: 0x9de
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[479]
    addr: 0x9df
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[480]
    addr: 0x9e0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[481]
    addr: 0x9e1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[482]
    addr: 0x9e2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[483]
    addr: 0x9e3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[484]
    addr: 0x9e4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[485]
    addr: 0x9e5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[486]
    addr: 0x9e6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[487]
    addr: 0x9e7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[488]
    addr: 0x9e8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[489]
    addr: 0x9e9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[490]
    addr: 0x9ea
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[491]
    addr: 0x9eb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[492]
    addr: 0x9ec
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[493]
    addr: 0x9ed
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[494]
    addr: 0x9ee
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[495]
    addr: 0x9ef
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[496]
    addr: 0x9f0
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[497]
    addr: 0x9f1
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[498]
    addr: 0x9f2
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[499]
    addr: 0x9f3
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[500]
    addr: 0x9f4
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[501]
    addr: 0x9f5
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[502]
    addr: 0x9f6
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[503]
    addr: 0x9f7
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[504]
    addr: 0x9f8
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[505]
    addr: 0x9f9
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[506]
    addr: 0x9fa
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[507]
    addr: 0x9fb
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[508]
    addr: 0x9fc
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[509]
    addr: 0x9fd
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[510]
    addr: 0x9fe
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: X_MEM[511]
    addr: 0x9ff
    size_bits: 8
    description: memory that stores X
    fields: []
  - !Register
    name: Z_MEM[0]
    addr: 0xa00
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[1]
    addr: 0xa01
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[2]
    addr: 0xa02
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[3]
    addr: 0xa03
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[4]
    addr: 0xa04
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[5]
    addr: 0xa05
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[6]
    addr: 0xa06
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[7]
    addr: 0xa07
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[8]
    addr: 0xa08
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[9]
    addr: 0xa09
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[10]
    addr: 0xa0a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[11]
    addr: 0xa0b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[12]
    addr: 0xa0c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[13]
    addr: 0xa0d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[14]
    addr: 0xa0e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[15]
    addr: 0xa0f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[16]
    addr: 0xa10
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[17]
    addr: 0xa11
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[18]
    addr: 0xa12
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[19]
    addr: 0xa13
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[20]
    addr: 0xa14
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[21]
    addr: 0xa15
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[22]
    addr: 0xa16
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[23]
    addr: 0xa17
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[24]
    addr: 0xa18
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[25]
    addr: 0xa19
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[26]
    addr: 0xa1a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[27]
    addr: 0xa1b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[28]
    addr: 0xa1c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[29]
    addr: 0xa1d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[30]
    addr: 0xa1e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[31]
    addr: 0xa1f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[32]
    addr: 0xa20
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[33]
    addr: 0xa21
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[34]
    addr: 0xa22
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[35]
    addr: 0xa23
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[36]
    addr: 0xa24
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[37]
    addr: 0xa25
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[38]
    addr: 0xa26
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[39]
    addr: 0xa27
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[40]
    addr: 0xa28
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[41]
    addr: 0xa29
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[42]
    addr: 0xa2a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[43]
    addr: 0xa2b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[44]
    addr: 0xa2c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[45]
    addr: 0xa2d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[46]
    addr: 0xa2e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[47]
    addr: 0xa2f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[48]
    addr: 0xa30
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[49]
    addr: 0xa31
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[50]
    addr: 0xa32
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[51]
    addr: 0xa33
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[52]
    addr: 0xa34
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[53]
    addr: 0xa35
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[54]
    addr: 0xa36
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[55]
    addr: 0xa37
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[56]
    addr: 0xa38
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[57]
    addr: 0xa39
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[58]
    addr: 0xa3a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[59]
    addr: 0xa3b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[60]
    addr: 0xa3c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[61]
    addr: 0xa3d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[62]
    addr: 0xa3e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[63]
    addr: 0xa3f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[64]
    addr: 0xa40
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[65]
    addr: 0xa41
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[66]
    addr: 0xa42
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[67]
    addr: 0xa43
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[68]
    addr: 0xa44
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[69]
    addr: 0xa45
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[70]
    addr: 0xa46
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[71]
    addr: 0xa47
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[72]
    addr: 0xa48
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[73]
    addr: 0xa49
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[74]
    addr: 0xa4a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[75]
    addr: 0xa4b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[76]
    addr: 0xa4c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[77]
    addr: 0xa4d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[78]
    addr: 0xa4e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[79]
    addr: 0xa4f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[80]
    addr: 0xa50
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[81]
    addr: 0xa51
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[82]
    addr: 0xa52
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[83]
    addr: 0xa53
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[84]
    addr: 0xa54
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[85]
    addr: 0xa55
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[86]
    addr: 0xa56
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[87]
    addr: 0xa57
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[88]
    addr: 0xa58
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[89]
    addr: 0xa59
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[90]
    addr: 0xa5a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[91]
    addr: 0xa5b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[92]
    addr: 0xa5c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[93]
    addr: 0xa5d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[94]
    addr: 0xa5e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[95]
    addr: 0xa5f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[96]
    addr: 0xa60
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[97]
    addr: 0xa61
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[98]
    addr: 0xa62
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[99]
    addr: 0xa63
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[100]
    addr: 0xa64
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[101]
    addr: 0xa65
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[102]
    addr: 0xa66
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[103]
    addr: 0xa67
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[104]
    addr: 0xa68
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[105]
    addr: 0xa69
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[106]
    addr: 0xa6a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[107]
    addr: 0xa6b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[108]
    addr: 0xa6c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[109]
    addr: 0xa6d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[110]
    addr: 0xa6e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[111]
    addr: 0xa6f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[112]
    addr: 0xa70
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[113]
    addr: 0xa71
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[114]
    addr: 0xa72
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[115]
    addr: 0xa73
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[116]
    addr: 0xa74
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[117]
    addr: 0xa75
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[118]
    addr: 0xa76
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[119]
    addr: 0xa77
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[120]
    addr: 0xa78
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[121]
    addr: 0xa79
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[122]
    addr: 0xa7a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[123]
    addr: 0xa7b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[124]
    addr: 0xa7c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[125]
    addr: 0xa7d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[126]
    addr: 0xa7e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[127]
    addr: 0xa7f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[128]
    addr: 0xa80
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[129]
    addr: 0xa81
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[130]
    addr: 0xa82
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[131]
    addr: 0xa83
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[132]
    addr: 0xa84
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[133]
    addr: 0xa85
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[134]
    addr: 0xa86
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[135]
    addr: 0xa87
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[136]
    addr: 0xa88
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[137]
    addr: 0xa89
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[138]
    addr: 0xa8a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[139]
    addr: 0xa8b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[140]
    addr: 0xa8c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[141]
    addr: 0xa8d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[142]
    addr: 0xa8e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[143]
    addr: 0xa8f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[144]
    addr: 0xa90
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[145]
    addr: 0xa91
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[146]
    addr: 0xa92
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[147]
    addr: 0xa93
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[148]
    addr: 0xa94
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[149]
    addr: 0xa95
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[150]
    addr: 0xa96
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[151]
    addr: 0xa97
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[152]
    addr: 0xa98
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[153]
    addr: 0xa99
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[154]
    addr: 0xa9a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[155]
    addr: 0xa9b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[156]
    addr: 0xa9c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[157]
    addr: 0xa9d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[158]
    addr: 0xa9e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[159]
    addr: 0xa9f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[160]
    addr: 0xaa0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[161]
    addr: 0xaa1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[162]
    addr: 0xaa2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[163]
    addr: 0xaa3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[164]
    addr: 0xaa4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[165]
    addr: 0xaa5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[166]
    addr: 0xaa6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[167]
    addr: 0xaa7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[168]
    addr: 0xaa8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[169]
    addr: 0xaa9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[170]
    addr: 0xaaa
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[171]
    addr: 0xaab
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[172]
    addr: 0xaac
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[173]
    addr: 0xaad
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[174]
    addr: 0xaae
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[175]
    addr: 0xaaf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[176]
    addr: 0xab0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[177]
    addr: 0xab1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[178]
    addr: 0xab2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[179]
    addr: 0xab3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[180]
    addr: 0xab4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[181]
    addr: 0xab5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[182]
    addr: 0xab6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[183]
    addr: 0xab7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[184]
    addr: 0xab8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[185]
    addr: 0xab9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[186]
    addr: 0xaba
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[187]
    addr: 0xabb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[188]
    addr: 0xabc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[189]
    addr: 0xabd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[190]
    addr: 0xabe
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[191]
    addr: 0xabf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[192]
    addr: 0xac0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[193]
    addr: 0xac1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[194]
    addr: 0xac2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[195]
    addr: 0xac3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[196]
    addr: 0xac4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[197]
    addr: 0xac5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[198]
    addr: 0xac6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[199]
    addr: 0xac7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[200]
    addr: 0xac8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[201]
    addr: 0xac9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[202]
    addr: 0xaca
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[203]
    addr: 0xacb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[204]
    addr: 0xacc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[205]
    addr: 0xacd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[206]
    addr: 0xace
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[207]
    addr: 0xacf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[208]
    addr: 0xad0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[209]
    addr: 0xad1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[210]
    addr: 0xad2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[211]
    addr: 0xad3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[212]
    addr: 0xad4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[213]
    addr: 0xad5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[214]
    addr: 0xad6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[215]
    addr: 0xad7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[216]
    addr: 0xad8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[217]
    addr: 0xad9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[218]
    addr: 0xada
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[219]
    addr: 0xadb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[220]
    addr: 0xadc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[221]
    addr: 0xadd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[222]
    addr: 0xade
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[223]
    addr: 0xadf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[224]
    addr: 0xae0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[225]
    addr: 0xae1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[226]
    addr: 0xae2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[227]
    addr: 0xae3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[228]
    addr: 0xae4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[229]
    addr: 0xae5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[230]
    addr: 0xae6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[231]
    addr: 0xae7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[232]
    addr: 0xae8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[233]
    addr: 0xae9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[234]
    addr: 0xaea
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[235]
    addr: 0xaeb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[236]
    addr: 0xaec
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[237]
    addr: 0xaed
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[238]
    addr: 0xaee
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[239]
    addr: 0xaef
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[240]
    addr: 0xaf0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[241]
    addr: 0xaf1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[242]
    addr: 0xaf2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[243]
    addr: 0xaf3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[244]
    addr: 0xaf4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[245]
    addr: 0xaf5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[246]
    addr: 0xaf6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[247]
    addr: 0xaf7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[248]
    addr: 0xaf8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[249]
    addr: 0xaf9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[250]
    addr: 0xafa
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[251]
    addr: 0xafb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[252]
    addr: 0xafc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[253]
    addr: 0xafd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[254]
    addr: 0xafe
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[255]
    addr: 0xaff
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[256]
    addr: 0xb00
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[257]
    addr: 0xb01
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[258]
    addr: 0xb02
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[259]
    addr: 0xb03
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[260]
    addr: 0xb04
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[261]
    addr: 0xb05
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[262]
    addr: 0xb06
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[263]
    addr: 0xb07
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[264]
    addr: 0xb08
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[265]
    addr: 0xb09
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[266]
    addr: 0xb0a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[267]
    addr: 0xb0b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[268]
    addr: 0xb0c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[269]
    addr: 0xb0d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[270]
    addr: 0xb0e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[271]
    addr: 0xb0f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[272]
    addr: 0xb10
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[273]
    addr: 0xb11
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[274]
    addr: 0xb12
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[275]
    addr: 0xb13
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[276]
    addr: 0xb14
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[277]
    addr: 0xb15
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[278]
    addr: 0xb16
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[279]
    addr: 0xb17
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[280]
    addr: 0xb18
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[281]
    addr: 0xb19
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[282]
    addr: 0xb1a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[283]
    addr: 0xb1b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[284]
    addr: 0xb1c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[285]
    addr: 0xb1d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[286]
    addr: 0xb1e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[287]
    addr: 0xb1f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[288]
    addr: 0xb20
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[289]
    addr: 0xb21
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[290]
    addr: 0xb22
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[291]
    addr: 0xb23
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[292]
    addr: 0xb24
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[293]
    addr: 0xb25
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[294]
    addr: 0xb26
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[295]
    addr: 0xb27
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[296]
    addr: 0xb28
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[297]
    addr: 0xb29
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[298]
    addr: 0xb2a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[299]
    addr: 0xb2b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[300]
    addr: 0xb2c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[301]
    addr: 0xb2d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[302]
    addr: 0xb2e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[303]
    addr: 0xb2f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[304]
    addr: 0xb30
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[305]
    addr: 0xb31
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[306]
    addr: 0xb32
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[307]
    addr: 0xb33
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[308]
    addr: 0xb34
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[309]
    addr: 0xb35
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[310]
    addr: 0xb36
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[311]
    addr: 0xb37
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[312]
    addr: 0xb38
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[313]
    addr: 0xb39
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[314]
    addr: 0xb3a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[315]
    addr: 0xb3b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[316]
    addr: 0xb3c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[317]
    addr: 0xb3d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[318]
    addr: 0xb3e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[319]
    addr: 0xb3f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[320]
    addr: 0xb40
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[321]
    addr: 0xb41
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[322]
    addr: 0xb42
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[323]
    addr: 0xb43
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[324]
    addr: 0xb44
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[325]
    addr: 0xb45
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[326]
    addr: 0xb46
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[327]
    addr: 0xb47
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[328]
    addr: 0xb48
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[329]
    addr: 0xb49
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[330]
    addr: 0xb4a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[331]
    addr: 0xb4b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[332]
    addr: 0xb4c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[333]
    addr: 0xb4d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[334]
    addr: 0xb4e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[335]
    addr: 0xb4f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[336]
    addr: 0xb50
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[337]
    addr: 0xb51
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[338]
    addr: 0xb52
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[339]
    addr: 0xb53
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[340]
    addr: 0xb54
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[341]
    addr: 0xb55
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[342]
    addr: 0xb56
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[343]
    addr: 0xb57
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[344]
    addr: 0xb58
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[345]
    addr: 0xb59
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[346]
    addr: 0xb5a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[347]
    addr: 0xb5b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[348]
    addr: 0xb5c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[349]
    addr: 0xb5d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[350]
    addr: 0xb5e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[351]
    addr: 0xb5f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[352]
    addr: 0xb60
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[353]
    addr: 0xb61
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[354]
    addr: 0xb62
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[355]
    addr: 0xb63
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[356]
    addr: 0xb64
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[357]
    addr: 0xb65
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[358]
    addr: 0xb66
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[359]
    addr: 0xb67
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[360]
    addr: 0xb68
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[361]
    addr: 0xb69
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[362]
    addr: 0xb6a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[363]
    addr: 0xb6b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[364]
    addr: 0xb6c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[365]
    addr: 0xb6d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[366]
    addr: 0xb6e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[367]
    addr: 0xb6f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[368]
    addr: 0xb70
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[369]
    addr: 0xb71
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[370]
    addr: 0xb72
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[371]
    addr: 0xb73
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[372]
    addr: 0xb74
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[373]
    addr: 0xb75
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[374]
    addr: 0xb76
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[375]
    addr: 0xb77
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[376]
    addr: 0xb78
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[377]
    addr: 0xb79
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[378]
    addr: 0xb7a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[379]
    addr: 0xb7b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[380]
    addr: 0xb7c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[381]
    addr: 0xb7d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[382]
    addr: 0xb7e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[383]
    addr: 0xb7f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[384]
    addr: 0xb80
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[385]
    addr: 0xb81
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[386]
    addr: 0xb82
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[387]
    addr: 0xb83
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[388]
    addr: 0xb84
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[389]
    addr: 0xb85
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[390]
    addr: 0xb86
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[391]
    addr: 0xb87
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[392]
    addr: 0xb88
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[393]
    addr: 0xb89
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[394]
    addr: 0xb8a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[395]
    addr: 0xb8b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[396]
    addr: 0xb8c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[397]
    addr: 0xb8d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[398]
    addr: 0xb8e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[399]
    addr: 0xb8f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[400]
    addr: 0xb90
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[401]
    addr: 0xb91
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[402]
    addr: 0xb92
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[403]
    addr: 0xb93
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[404]
    addr: 0xb94
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[405]
    addr: 0xb95
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[406]
    addr: 0xb96
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[407]
    addr: 0xb97
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[408]
    addr: 0xb98
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[409]
    addr: 0xb99
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[410]
    addr: 0xb9a
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[411]
    addr: 0xb9b
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[412]
    addr: 0xb9c
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[413]
    addr: 0xb9d
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[414]
    addr: 0xb9e
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[415]
    addr: 0xb9f
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[416]
    addr: 0xba0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[417]
    addr: 0xba1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[418]
    addr: 0xba2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[419]
    addr: 0xba3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[420]
    addr: 0xba4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[421]
    addr: 0xba5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[422]
    addr: 0xba6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[423]
    addr: 0xba7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[424]
    addr: 0xba8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[425]
    addr: 0xba9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[426]
    addr: 0xbaa
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[427]
    addr: 0xbab
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[428]
    addr: 0xbac
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[429]
    addr: 0xbad
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[430]
    addr: 0xbae
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[431]
    addr: 0xbaf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[432]
    addr: 0xbb0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[433]
    addr: 0xbb1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[434]
    addr: 0xbb2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[435]
    addr: 0xbb3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[436]
    addr: 0xbb4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[437]
    addr: 0xbb5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[438]
    addr: 0xbb6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[439]
    addr: 0xbb7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[440]
    addr: 0xbb8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[441]
    addr: 0xbb9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[442]
    addr: 0xbba
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[443]
    addr: 0xbbb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[444]
    addr: 0xbbc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[445]
    addr: 0xbbd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[446]
    addr: 0xbbe
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[447]
    addr: 0xbbf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[448]
    addr: 0xbc0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[449]
    addr: 0xbc1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[450]
    addr: 0xbc2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[451]
    addr: 0xbc3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[452]
    addr: 0xbc4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[453]
    addr: 0xbc5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[454]
    addr: 0xbc6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[455]
    addr: 0xbc7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[456]
    addr: 0xbc8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[457]
    addr: 0xbc9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[458]
    addr: 0xbca
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[459]
    addr: 0xbcb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[460]
    addr: 0xbcc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[461]
    addr: 0xbcd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[462]
    addr: 0xbce
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[463]
    addr: 0xbcf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[464]
    addr: 0xbd0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[465]
    addr: 0xbd1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[466]
    addr: 0xbd2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[467]
    addr: 0xbd3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[468]
    addr: 0xbd4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[469]
    addr: 0xbd5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[470]
    addr: 0xbd6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[471]
    addr: 0xbd7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[472]
    addr: 0xbd8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[473]
    addr: 0xbd9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[474]
    addr: 0xbda
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[475]
    addr: 0xbdb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[476]
    addr: 0xbdc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[477]
    addr: 0xbdd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[478]
    addr: 0xbde
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[479]
    addr: 0xbdf
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[480]
    addr: 0xbe0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[481]
    addr: 0xbe1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[482]
    addr: 0xbe2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[483]
    addr: 0xbe3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[484]
    addr: 0xbe4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[485]
    addr: 0xbe5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[486]
    addr: 0xbe6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[487]
    addr: 0xbe7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[488]
    addr: 0xbe8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[489]
    addr: 0xbe9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[490]
    addr: 0xbea
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[491]
    addr: 0xbeb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[492]
    addr: 0xbec
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[493]
    addr: 0xbed
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[494]
    addr: 0xbee
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[495]
    addr: 0xbef
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[496]
    addr: 0xbf0
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[497]
    addr: 0xbf1
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[498]
    addr: 0xbf2
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[499]
    addr: 0xbf3
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[500]
    addr: 0xbf4
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[501]
    addr: 0xbf5
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[502]
    addr: 0xbf6
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[503]
    addr: 0xbf7
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[504]
    addr: 0xbf8
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[505]
    addr: 0xbf9
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[506]
    addr: 0xbfa
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[507]
    addr: 0xbfb
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[508]
    addr: 0xbfc
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[509]
    addr: 0xbfd
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[510]
    addr: 0xbfe
    size_bits: 8
    description: memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[511]
    addr: 0xbff
    size_bits: 8
    description: memory that stores Z
    fields: []
- !Module
  name: EFUSE
  description: eFuse Controller
  base_addr: 0x60008800
  size: 0x1cc
  registers:
  - !Register
    name: PGM_DATA0
    addr: 0x0
    size_bits: 32
    description: Register 0 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the 0th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA1
    addr: 0x4
    size_bits: 32
    description: Register 1 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_1
      bit_offset: 0
      bit_width: 32
      description: The content of the 1st 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA2
    addr: 0x8
    size_bits: 32
    description: Register 2 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_2
      bit_offset: 0
      bit_width: 32
      description: The content of the 2nd 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA3
    addr: 0xc
    size_bits: 32
    description: Register 3 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_3
      bit_offset: 0
      bit_width: 32
      description: The content of the 3rd 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA4
    addr: 0x10
    size_bits: 32
    description: Register 4 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_4
      bit_offset: 0
      bit_width: 32
      description: The content of the 4th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA5
    addr: 0x14
    size_bits: 32
    description: Register 5 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_5
      bit_offset: 0
      bit_width: 32
      description: The content of the 5th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA6
    addr: 0x18
    size_bits: 32
    description: Register 6 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_6
      bit_offset: 0
      bit_width: 32
      description: The content of the 6th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA7
    addr: 0x1c
    size_bits: 32
    description: Register 7 that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_7
      bit_offset: 0
      bit_width: 32
      description: The content of the 7th 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE0
    addr: 0x20
    size_bits: 32
    description: Register 0 that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the 0th 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE1
    addr: 0x24
    size_bits: 32
    description: Register 1 that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_1
      bit_offset: 0
      bit_width: 32
      description: The content of the 1st 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE2
    addr: 0x28
    size_bits: 32
    description: Register 2 that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_2
      bit_offset: 0
      bit_width: 32
      description: The content of the 2nd 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_WR_DIS
    addr: 0x2c
    size_bits: 32
    description: BLOCK0 data register 0.
    fields:
    - !Field
      name: WR_DIS
      bit_offset: 0
      bit_width: 32
      description: Disable programming of individual eFuses.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA0
    addr: 0x30
    size_bits: 32
    description: BLOCK0 data register 1.
    fields:
    - !Field
      name: RD_DIS
      bit_offset: 0
      bit_width: 7
      description: Set this bit to disable reading from BlOCK4-10.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_RTC_RAM_BOOT
      bit_offset: 7
      bit_width: 1
      description: Set this bit to disable boot from RTC RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_ICACHE
      bit_offset: 8
      bit_width: 1
      description: Set this bit to disable Icache.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_JTAG
      bit_offset: 9
      bit_width: 1
      description: Set this bit to disable function of usb switch to jtag in module
        of usb device.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_ICACHE
      bit_offset: 10
      bit_width: 1
      description: Set this bit to disable Icache in download mode (boot_mode[3:0]
        is 0, 1, 2, 3, 6, 7).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DEVICE
      bit_offset: 11
      bit_width: 1
      description: Set this bit to disable usb device.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_FORCE_DOWNLOAD
      bit_offset: 12
      bit_width: 1
      description: Set this bit to disable the function that forces chip into download
        mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED6
      bit_offset: 13
      bit_width: 1
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_CAN
      bit_offset: 14
      bit_width: 1
      description: Set this bit to disable CAN function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: JTAG_SEL_ENABLE
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable selection between usb_to_jtag and pad_to_jtag
        through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are
        equal to 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOFT_DIS_JTAG
      bit_offset: 16
      bit_width: 3
      description: Set these bits to disable JTAG in the soft way (odd number 1 means
        disable ). JTAG can be enabled in HMAC module.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_PAD_JTAG
      bit_offset: 19
      bit_width: 1
      description: Set this bit to disable JTAG in the hard way. JTAG is disabled
        permanently.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_MANUAL_ENCRYPT
      bit_offset: 20
      bit_width: 1
      description: Set this bit to disable flash encryption when in download boot
        modes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFH
      bit_offset: 21
      bit_width: 2
      description: Controls single-end input threshold vrefh, 1.76 V to 2 V with step
        of 80 mV, stored in eFuse.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFL
      bit_offset: 23
      bit_width: 2
      description: Controls single-end input threshold vrefl, 0.8 V to 1.04 V with
        step of 80 mV, stored in eFuse.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_EXCHG_PINS
      bit_offset: 25
      bit_width: 1
      description: Set this bit to exchange USB D+ and D- pins.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_AS_GPIO
      bit_offset: 26
      bit_width: 1
      description: Set this bit to vdd spi pin function as gpio.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTLC_GPIO_ENABLE
      bit_offset: 27
      bit_width: 2
      description: Enable btlc gpio.
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWERGLITCH_EN
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable power glitch function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWER_GLITCH_DSENSE
      bit_offset: 30
      bit_width: 2
      description: Sample delay configuration of power glitch.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA1
    addr: 0x34
    size_bits: 32
    description: BLOCK0 data register 2.
    fields:
    - !Field
      name: RPT4_RESERVED2
      bit_offset: 0
      bit_width: 16
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_DELAY_SEL
      bit_offset: 16
      bit_width: 2
      description: 'Selects RTC watchdog timeout threshold, in unit of slow clock
        cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_BOOT_CRYPT_CNT
      bit_offset: 18
      bit_width: 3
      description: 'Set this bit to enable SPI boot encrypt/decrypt. Odd number of
        1: enable. even number of 1: disable.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE0
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable revoking first secure boot key.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE1
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable revoking second secure boot key.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE2
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable revoking third secure boot key.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_0
      bit_offset: 24
      bit_width: 4
      description: Purpose of Key0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_1
      bit_offset: 28
      bit_width: 4
      description: Purpose of Key1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA2
    addr: 0x38
    size_bits: 32
    description: BLOCK0 data register 3.
    fields:
    - !Field
      name: KEY_PURPOSE_2
      bit_offset: 0
      bit_width: 4
      description: Purpose of Key2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_3
      bit_offset: 4
      bit_width: 4
      description: Purpose of Key3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_4
      bit_offset: 8
      bit_width: 4
      description: Purpose of Key4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_5
      bit_offset: 12
      bit_width: 4
      description: Purpose of Key5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED3
      bit_offset: 16
      bit_width: 4
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable secure boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_AGGRESSIVE_REVOKE
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable revoking aggressive secure boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED0
      bit_offset: 22
      bit_width: 6
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TPUW
      bit_offset: 28
      bit_width: 4
      description: Configures flash waiting time after power-up, in unit of ms. If
        the value is less than 15, the waiting time is the configurable value; Otherwise,
        the waiting time is twice the configurable value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA3
    addr: 0x3c
    size_bits: 32
    description: BLOCK0 data register 4.
    fields:
    - !Field
      name: DIS_DOWNLOAD_MODE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2,
        3, 6, 7).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_LEGACY_SPI_BOOT
      bit_offset: 1
      bit_width: 1
      description: Set this bit to disable Legacy SPI boot mode (boot_mode[3:0] =
        4).
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CHANNEL
      bit_offset: 2
      bit_width: 1
      description: 'Selectes the default UART print channel. 0: UART0. 1: UART1.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Set ECC mode in ROM, 0: ROM would Enable Flash ECC 16to18 byte
        mode. 1:ROM would use 16to17 byte mode.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DOWNLOAD_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to disable UART download mode through USB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_SECURITY_DOWNLOAD
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable secure UART download mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CONTROL
      bit_offset: 6
      bit_width: 2
      description: 'Set the default UARTboot message output mode. 00: Enabled. 01:
        Enabled when GPIO8 is low at reset. 10: Enabled when GPIO8 is high at reset.
        11:disabled.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_POWER_SELECTION
      bit_offset: 8
      bit_width: 1
      description: 'GPIO33-GPIO37 power supply selection in ROM code. 0: VDD3P3_CPU.
        1: VDD_SPI.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TYPE
      bit_offset: 9
      bit_width: 1
      description: 'Set the maximum lines of SPI flash. 0: four lines. 1: eight lines.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_PAGE_SIZE
      bit_offset: 10
      bit_width: 2
      description: Set Flash page size.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_EN
      bit_offset: 12
      bit_width: 1
      description: Set 1 to enable ECC for flash boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORCE_SEND_RESUME
      bit_offset: 13
      bit_width: 1
      description: Set this bit to force ROM code to send a resume command during
        SPI boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_VERSION
      bit_offset: 14
      bit_width: 16
      description: Secure version (used by ESP-IDF anti-rollback feature).
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED1
      bit_offset: 30
      bit_width: 2
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA4
    addr: 0x40
    size_bits: 32
    description: BLOCK0 data register 5.
    fields:
    - !Field
      name: RPT4_RESERVED4
      bit_offset: 0
      bit_width: 24
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_0
    addr: 0x44
    size_bits: 32
    description: BLOCK1 data register 0.
    fields:
    - !Field
      name: MAC_0
      bit_offset: 0
      bit_width: 32
      description: Stores the low 32 bits of MAC address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_1
    addr: 0x48
    size_bits: 32
    description: BLOCK1 data register 1.
    fields:
    - !Field
      name: MAC_1
      bit_offset: 0
      bit_width: 16
      description: Stores the high 16 bits of MAC address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_PAD_CONF_0
      bit_offset: 16
      bit_width: 16
      description: Stores the zeroth part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_2
    addr: 0x4c
    size_bits: 32
    description: BLOCK1 data register 2.
    fields:
    - !Field
      name: SPI_PAD_CONF_1
      bit_offset: 0
      bit_width: 32
      description: Stores the first part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_3
    addr: 0x50
    size_bits: 32
    description: BLOCK1 data register 3.
    fields:
    - !Field
      name: SPI_PAD_CONF_2
      bit_offset: 0
      bit_width: 18
      description: Stores the second part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_DATA_PART0_0
      bit_offset: 18
      bit_width: 14
      description: Stores the fist 14 bits of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_4
    addr: 0x54
    size_bits: 32
    description: BLOCK1 data register 4.
    fields:
    - !Field
      name: SYS_DATA_PART0_1
      bit_offset: 0
      bit_width: 32
      description: Stores the fist 32 bits of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_5
    addr: 0x58
    size_bits: 32
    description: BLOCK1 data register 5.
    fields:
    - !Field
      name: SYS_DATA_PART0_2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA0
    addr: 0x5c
    size_bits: 32
    description: Register 0 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA1
    addr: 0x60
    size_bits: 32
    description: Register 1 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA2
    addr: 0x64
    size_bits: 32
    description: Register 2 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA3
    addr: 0x68
    size_bits: 32
    description: Register 3 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA4
    addr: 0x6c
    size_bits: 32
    description: Register 4 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA5
    addr: 0x70
    size_bits: 32
    description: Register 5 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA6
    addr: 0x74
    size_bits: 32
    description: Register 6 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART1_DATA7
    addr: 0x78
    size_bits: 32
    description: Register 7 of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA0
    addr: 0x7c
    size_bits: 32
    description: Register 0 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA1
    addr: 0x80
    size_bits: 32
    description: Register 1 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA2
    addr: 0x84
    size_bits: 32
    description: Register 2 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA3
    addr: 0x88
    size_bits: 32
    description: Register 3 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA4
    addr: 0x8c
    size_bits: 32
    description: Register 4 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA5
    addr: 0x90
    size_bits: 32
    description: Register 5 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA6
    addr: 0x94
    size_bits: 32
    description: Register 6 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA7
    addr: 0x98
    size_bits: 32
    description: Register 7 of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA0
    addr: 0x9c
    size_bits: 32
    description: Register 0 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA1
    addr: 0xa0
    size_bits: 32
    description: Register 1 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA2
    addr: 0xa4
    size_bits: 32
    description: Register 2 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA3
    addr: 0xa8
    size_bits: 32
    description: Register 3 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA4
    addr: 0xac
    size_bits: 32
    description: Register 4 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA5
    addr: 0xb0
    size_bits: 32
    description: Register 5 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA6
    addr: 0xb4
    size_bits: 32
    description: Register 6 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA7
    addr: 0xb8
    size_bits: 32
    description: Register 7 of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA0
    addr: 0xbc
    size_bits: 32
    description: Register 0 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA1
    addr: 0xc0
    size_bits: 32
    description: Register 1 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA2
    addr: 0xc4
    size_bits: 32
    description: Register 2 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA3
    addr: 0xc8
    size_bits: 32
    description: Register 3 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA4
    addr: 0xcc
    size_bits: 32
    description: Register 4 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA5
    addr: 0xd0
    size_bits: 32
    description: Register 5 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA6
    addr: 0xd4
    size_bits: 32
    description: Register 6 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA7
    addr: 0xd8
    size_bits: 32
    description: Register 7 of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA0
    addr: 0xdc
    size_bits: 32
    description: Register 0 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA1
    addr: 0xe0
    size_bits: 32
    description: Register 1 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA2
    addr: 0xe4
    size_bits: 32
    description: Register 2 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA3
    addr: 0xe8
    size_bits: 32
    description: Register 3 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA4
    addr: 0xec
    size_bits: 32
    description: Register 4 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA5
    addr: 0xf0
    size_bits: 32
    description: Register 5 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA6
    addr: 0xf4
    size_bits: 32
    description: Register 6 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA7
    addr: 0xf8
    size_bits: 32
    description: Register 7 of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA0
    addr: 0xfc
    size_bits: 32
    description: Register 0 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA1
    addr: 0x100
    size_bits: 32
    description: Register 1 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA2
    addr: 0x104
    size_bits: 32
    description: Register 2 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA3
    addr: 0x108
    size_bits: 32
    description: Register 3 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA4
    addr: 0x10c
    size_bits: 32
    description: Register 4 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA5
    addr: 0x110
    size_bits: 32
    description: Register 5 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA6
    addr: 0x114
    size_bits: 32
    description: Register 6 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA7
    addr: 0x118
    size_bits: 32
    description: Register 7 of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA0
    addr: 0x11c
    size_bits: 32
    description: Register 0 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA1
    addr: 0x120
    size_bits: 32
    description: Register 1 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA2
    addr: 0x124
    size_bits: 32
    description: Register 2 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA3
    addr: 0x128
    size_bits: 32
    description: Register 3 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA4
    addr: 0x12c
    size_bits: 32
    description: Register 4 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA5
    addr: 0x130
    size_bits: 32
    description: Register 5 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA6
    addr: 0x134
    size_bits: 32
    description: Register 6 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA7
    addr: 0x138
    size_bits: 32
    description: Register 7 of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA0
    addr: 0x13c
    size_bits: 32
    description: Register 0 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the zeroth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA1
    addr: 0x140
    size_bits: 32
    description: Register 1 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA1
      bit_offset: 0
      bit_width: 32
      description: Stores the first 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA2
    addr: 0x144
    size_bits: 32
    description: Register 2 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA2
      bit_offset: 0
      bit_width: 32
      description: Stores the second 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA3
    addr: 0x148
    size_bits: 32
    description: Register 3 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA3
      bit_offset: 0
      bit_width: 32
      description: Stores the third 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA4
    addr: 0x14c
    size_bits: 32
    description: Register 4 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA4
      bit_offset: 0
      bit_width: 32
      description: Stores the fourth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA5
    addr: 0x150
    size_bits: 32
    description: Register 5 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA5
      bit_offset: 0
      bit_width: 32
      description: Stores the fifth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA6
    addr: 0x154
    size_bits: 32
    description: Register 6 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA6
      bit_offset: 0
      bit_width: 32
      description: Stores the sixth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA7
    addr: 0x158
    size_bits: 32
    description: Register 7 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA7
      bit_offset: 0
      bit_width: 32
      description: Stores the seventh 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA0
    addr: 0x15c
    size_bits: 32
    description: Register 0 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the 0th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA1
    addr: 0x160
    size_bits: 32
    description: Register 1 of BLOCK9 (KEY5).
    fields:
    - !Field
      name: SYS_DATA_PART2_1
      bit_offset: 0
      bit_width: 32
      description: Stores the 1st 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA2
    addr: 0x164
    size_bits: 32
    description: Register 2 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_2
      bit_offset: 0
      bit_width: 32
      description: Stores the 2nd 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA3
    addr: 0x168
    size_bits: 32
    description: Register 3 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_3
      bit_offset: 0
      bit_width: 32
      description: Stores the 3rd 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA4
    addr: 0x16c
    size_bits: 32
    description: Register 4 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_4
      bit_offset: 0
      bit_width: 32
      description: Stores the 4th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA5
    addr: 0x170
    size_bits: 32
    description: Register 5 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_5
      bit_offset: 0
      bit_width: 32
      description: Stores the 5th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA6
    addr: 0x174
    size_bits: 32
    description: Register 6 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_6
      bit_offset: 0
      bit_width: 32
      description: Stores the 6th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_PART2_DATA7
    addr: 0x178
    size_bits: 32
    description: Register 7 of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_7
      bit_offset: 0
      bit_width: 32
      description: Stores the 7th 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR0
    addr: 0x17c
    size_bits: 32
    description: Programming error record register 0 of BLOCK0.
    fields:
    - !Field
      name: RD_DIS_ERR
      bit_offset: 0
      bit_width: 7
      description: If any bit in RD_DIS is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_RTC_RAM_BOOT_ERR
      bit_offset: 7
      bit_width: 1
      description: If DIS_RTC_RAM_BOOT is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_ICACHE_ERR
      bit_offset: 8
      bit_width: 1
      description: If DIS_ICACHE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_JTAG_ERR
      bit_offset: 9
      bit_width: 1
      description: If DIS_USB_JTAG is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_ICACHE_ERR
      bit_offset: 10
      bit_width: 1
      description: If DIS_DOWNLOAD_ICACHE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DEVICE_ERR
      bit_offset: 11
      bit_width: 1
      description: If DIS_USB_DEVICE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_FORCE_DOWNLOAD_ERR
      bit_offset: 12
      bit_width: 1
      description: If DIS_FORCE_DOWNLOAD is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED6_ERR
      bit_offset: 13
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_CAN_ERR
      bit_offset: 14
      bit_width: 1
      description: If DIS_CAN is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: JTAG_SEL_ENABLE_ERR
      bit_offset: 15
      bit_width: 1
      description: If JTAG_SEL_ENABLE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOFT_DIS_JTAG_ERR
      bit_offset: 16
      bit_width: 3
      description: If SOFT_DIS_JTAG is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_PAD_JTAG_ERR
      bit_offset: 19
      bit_width: 1
      description: If DIS_PAD_JTAG is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
      bit_offset: 20
      bit_width: 1
      description: If DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFH_ERR
      bit_offset: 21
      bit_width: 2
      description: If any bit in USB_DREFH is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFL_ERR
      bit_offset: 23
      bit_width: 2
      description: If any bit in USB_DREFL is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_EXCHG_PINS_ERR
      bit_offset: 25
      bit_width: 1
      description: If USB_EXCHG_PINS is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_AS_GPIO_ERR
      bit_offset: 26
      bit_width: 1
      description: If VDD_SPI_AS_GPIO is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTLC_GPIO_ENABLE_ERR
      bit_offset: 27
      bit_width: 2
      description: If any bit in BTLC_GPIO_ENABLE is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWERGLITCH_EN_ERR
      bit_offset: 29
      bit_width: 1
      description: If POWERGLITCH_EN is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: POWER_GLITCH_DSENSE_ERR
      bit_offset: 30
      bit_width: 2
      description: If any bit in POWER_GLITCH_DSENSE is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR1
    addr: 0x180
    size_bits: 32
    description: Programming error record register 1 of BLOCK0.
    fields:
    - !Field
      name: RPT4_RESERVED2_ERR
      bit_offset: 0
      bit_width: 16
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_DELAY_SEL_ERR
      bit_offset: 16
      bit_width: 2
      description: If any bit in WDT_DELAY_SEL is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_BOOT_CRYPT_CNT_ERR
      bit_offset: 18
      bit_width: 3
      description: If any bit in SPI_BOOT_CRYPT_CNT is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE0_ERR
      bit_offset: 21
      bit_width: 1
      description: If SECURE_BOOT_KEY_REVOKE0 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE1_ERR
      bit_offset: 22
      bit_width: 1
      description: If SECURE_BOOT_KEY_REVOKE1 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE2_ERR
      bit_offset: 23
      bit_width: 1
      description: If SECURE_BOOT_KEY_REVOKE2 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_0_ERR
      bit_offset: 24
      bit_width: 4
      description: If any bit in KEY_PURPOSE_0 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_1_ERR
      bit_offset: 28
      bit_width: 4
      description: If any bit in KEY_PURPOSE_1 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR2
    addr: 0x184
    size_bits: 32
    description: Programming error record register 2 of BLOCK0.
    fields:
    - !Field
      name: KEY_PURPOSE_2_ERR
      bit_offset: 0
      bit_width: 4
      description: If any bit in KEY_PURPOSE_2 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_3_ERR
      bit_offset: 4
      bit_width: 4
      description: If any bit in KEY_PURPOSE_3 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_4_ERR
      bit_offset: 8
      bit_width: 4
      description: If any bit in KEY_PURPOSE_4 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_5_ERR
      bit_offset: 12
      bit_width: 4
      description: If any bit in KEY_PURPOSE_5 is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED3_ERR
      bit_offset: 16
      bit_width: 4
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_EN_ERR
      bit_offset: 20
      bit_width: 1
      description: If SECURE_BOOT_EN is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
      bit_offset: 21
      bit_width: 1
      description: If SECURE_BOOT_AGGRESSIVE_REVOKE is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED0_ERR
      bit_offset: 22
      bit_width: 6
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TPUW_ERR
      bit_offset: 28
      bit_width: 4
      description: If any bit in FLASH_TPUM is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR3
    addr: 0x188
    size_bits: 32
    description: Programming error record register 3 of BLOCK0.
    fields:
    - !Field
      name: DIS_DOWNLOAD_MODE_ERR
      bit_offset: 0
      bit_width: 1
      description: If DIS_DOWNLOAD_MODE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_LEGACY_SPI_BOOT_ERR
      bit_offset: 1
      bit_width: 1
      description: If DIS_LEGACY_SPI_BOOT is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CHANNEL_ERR
      bit_offset: 2
      bit_width: 1
      description: If UART_PRINT_CHANNEL is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_MODE_ERR
      bit_offset: 3
      bit_width: 1
      description: If FLASH_ECC_MODE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DOWNLOAD_MODE_ERR
      bit_offset: 4
      bit_width: 1
      description: If DIS_USB_DOWNLOAD_MODE is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_SECURITY_DOWNLOAD_ERR
      bit_offset: 5
      bit_width: 1
      description: If ENABLE_SECURITY_DOWNLOAD is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CONTROL_ERR
      bit_offset: 6
      bit_width: 2
      description: If any bit in UART_PRINT_CONTROL is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_POWER_SELECTION_ERR
      bit_offset: 8
      bit_width: 1
      description: If PIN_POWER_SELECTION is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TYPE_ERR
      bit_offset: 9
      bit_width: 1
      description: If FLASH_TYPE is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_PAGE_SIZE_ERR
      bit_offset: 10
      bit_width: 2
      description: If any bits in FLASH_PAGE_SIZE is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_ECC_EN_ERR
      bit_offset: 12
      bit_width: 1
      description: If FLASH_ECC_EN_ERR is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORCE_SEND_RESUME_ERR
      bit_offset: 13
      bit_width: 1
      description: If FORCE_SEND_RESUME is 1, then it indicates a programming error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_VERSION_ERR
      bit_offset: 14
      bit_width: 16
      description: If any bit in SECURE_VERSION is 1, then it indicates a programming
        error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED1_ERR
      bit_offset: 30
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR4
    addr: 0x190
    size_bits: 32
    description: Programming error record register 4 of BLOCK0.
    fields:
    - !Field
      name: RPT4_RESERVED4_ERR
      bit_offset: 0
      bit_width: 24
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RS_ERR0
    addr: 0x1c0
    size_bits: 32
    description: Programming error record register 0 of BLOCK1-10.
    fields:
    - !Field
      name: MAC_SPI_8M_ERR_NUM
      bit_offset: 0
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAC_SPI_8M_FAIL
      bit_offset: 3
      bit_width: 1
      description: '0: Means no failure and that the data of MAC_SPI_8M is reliable
        1: Means that programming user data failed and the number of error bytes is
        over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART1_NUM
      bit_offset: 4
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART1_FAIL
      bit_offset: 7
      bit_width: 1
      description: '0: Means no failure and that the data of system part1 is reliable
        1: Means that programming user data failed and the number of error bytes is
        over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: USR_DATA_ERR_NUM
      bit_offset: 8
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USR_DATA_FAIL
      bit_offset: 11
      bit_width: 1
      description: '0: Means no failure and that the user data is reliable 1: Means
        that programming user data failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY0_ERR_NUM
      bit_offset: 12
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY0_FAIL
      bit_offset: 15
      bit_width: 1
      description: '0: Means no failure and that the data of key0 is reliable 1: Means
        that programming key0 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY1_ERR_NUM
      bit_offset: 16
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY1_FAIL
      bit_offset: 19
      bit_width: 1
      description: '0: Means no failure and that the data of key1 is reliable 1: Means
        that programming key1 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY2_ERR_NUM
      bit_offset: 20
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY2_FAIL
      bit_offset: 23
      bit_width: 1
      description: '0: Means no failure and that the data of key2 is reliable 1: Means
        that programming key2 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY3_ERR_NUM
      bit_offset: 24
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY3_FAIL
      bit_offset: 27
      bit_width: 1
      description: '0: Means no failure and that the data of key3 is reliable 1: Means
        that programming key3 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY4_ERR_NUM
      bit_offset: 28
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY4_FAIL
      bit_offset: 31
      bit_width: 1
      description: '0: Means no failure and that the data of key4 is reliable 1: Means
        that programming key4 failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RS_ERR1
    addr: 0x1c4
    size_bits: 32
    description: Programming error record register 1 of BLOCK1-10.
    fields:
    - !Field
      name: KEY5_ERR_NUM
      bit_offset: 0
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY5_FAIL
      bit_offset: 3
      bit_width: 1
      description: '0: Means no failure and that the data of KEY5 is reliable 1: Means
        that programming user data failed and the number of error bytes is over 6.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART2_ERR_NUM
      bit_offset: 4
      bit_width: 3
      description: The value of this signal means the number of error bytes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART2_FAIL
      bit_offset: 7
      bit_width: 1
      description: '0: Means no failure and that the data of system part2 is reliable
        1: Means that programming user data failed and the number of error bytes is
        over 6.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK
    addr: 0x1c8
    size_bits: 32
    description: eFuse clcok configuration register.
    reset_value: 0x2
    fields:
    - !Field
      name: EFUSE_MEM_FORCE_PD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to force eFuse SRAM into power-saving mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_FORCE_ON
      bit_offset: 1
      bit_width: 1
      description: Set this bit and force to activate clock signal of eFuse SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: Set this bit to force eFuse SRAM into working mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit and force to enable clock signal of eFuse memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF
    addr: 0x1cc
    size_bits: 32
    description: eFuse operation mode configuraiton register;
    fields:
    - !Field
      name: OP_CODE
      bit_offset: 0
      bit_width: 16
      description: '0x5A5A: Operate programming command 0x5AA5: Operate read command.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1d0
    size_bits: 32
    description: eFuse status register.
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 4
      description: Indicates the state of the eFuse state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_LOAD_SW
      bit_offset: 4
      bit_width: 1
      description: The value of OTP_LOAD_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_VDDQ_C_SYNC2
      bit_offset: 5
      bit_width: 1
      description: The value of OTP_VDDQ_C_SYNC2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_STROBE_SW
      bit_offset: 6
      bit_width: 1
      description: The value of OTP_STROBE_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_CSB_SW
      bit_offset: 7
      bit_width: 1
      description: The value of OTP_CSB_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_PGENB_SW
      bit_offset: 8
      bit_width: 1
      description: The value of OTP_PGENB_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_VDDQ_IS_SW
      bit_offset: 9
      bit_width: 1
      description: The value of OTP_VDDQ_IS_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REPEAT_ERR_CNT
      bit_offset: 10
      bit_width: 8
      description: Indicates the number of error bits during programming BLOCK0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD
    addr: 0x1d4
    size_bits: 32
    description: eFuse command register.
    fields:
    - !Field
      name: READ_CMD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to send read command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_CMD
      bit_offset: 1
      bit_width: 1
      description: Set this bit to send programming command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLK_NUM
      bit_offset: 2
      bit_width: 4
      description: The serial number of the block to be programmed. Value 0-10 corresponds
        to block number 0-10, respectively.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x1d8
    size_bits: 32
    description: eFuse raw interrupt register.
    fields:
    - !Field
      name: READ_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit signal for read_done interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x1dc
    size_bits: 32
    description: eFuse interrupt status register.
    fields:
    - !Field
      name: READ_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status signal for read_done interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PGM_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x1e0
    size_bits: 32
    description: eFuse interrupt enable register.
    fields:
    - !Field
      name: READ_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable signal for read_done interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x1e4
    size_bits: 32
    description: eFuse interrupt clear register.
    fields:
    - !Field
      name: READ_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for read_done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear signal for pgm_done interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DAC_CONF
    addr: 0x1e8
    size_bits: 32
    description: Controls the eFuse programming voltage.
    reset_value: 0x1fe1c
    fields:
    - !Field
      name: DAC_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Controls the division factor of the rising clock of the programming
        voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_PAD_SEL
      bit_offset: 8
      bit_width: 1
      description: Don't care.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_NUM
      bit_offset: 9
      bit_width: 8
      description: Controls the rising period of the programming voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OE_CLR
      bit_offset: 17
      bit_width: 1
      description: Reduces the power supply of the programming voltage.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_TIM_CONF
    addr: 0x1ec
    size_bits: 32
    description: Configures read timing parameters.
    reset_value: 0x12000000
    fields:
    - !Field
      name: READ_INIT_NUM
      bit_offset: 24
      bit_width: 8
      description: Configures the initial read time of eFuse.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF1
    addr: 0x1f0
    size_bits: 32
    description: Configurarion register 1 of eFuse programming timing parameters.
    reset_value: 0x288000
    fields:
    - !Field
      name: PWR_ON_NUM
      bit_offset: 8
      bit_width: 16
      description: Configures the power up time for VDDQ.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF2
    addr: 0x1f4
    size_bits: 32
    description: Configurarion register 2 of eFuse programming timing parameters.
    reset_value: 0x190
    fields:
    - !Field
      name: PWR_OFF_NUM
      bit_offset: 0
      bit_width: 16
      description: Configures the power outage time for VDDQ.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: eFuse version register.
    reset_value: 0x2007200
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Stores eFuse version.
      read_allowed: true
      write_allowed: true
- !Module
  name: EXTMEM
  description: External Memory
  base_addr: 0x600c4000
  size: 0x108
  registers:
  - !Register
    name: ICACHE_CTRL
    addr: 0x0
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to activate the data cache. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_CTRL1
    addr: 0x4
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x3
    fields:
    - !Field
      name: ICACHE_SHUT_IBUS
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to disable core0 ibus, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SHUT_DBUS
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to disable core1 ibus, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_TAG_POWER_CTRL
    addr: 0x8
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x5
    fields:
    - !Field
      name: ICACHE_TAG_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of  icache tag memory. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_TAG_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power  icache tag memory down, 0: follow rtc_lslp,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_TAG_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power  icache tag memory up, 0: follow rtc_lslp,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_CTRL
    addr: 0xc
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT0_EN
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable the first section of prelock function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOCK_SCT1_EN
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the second section of prelock function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_SCT0_ADDR
    addr: 0x10
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the first start virtual address
        of data prelock, which is combined with ICACHE_PRELOCK_SCT0_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_SCT1_ADDR
    addr: 0x14
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the second start virtual address
        of data prelock, which is combined with ICACHE_PRELOCK_SCT1_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOCK_SCT_SIZE
    addr: 0x18
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOCK_SCT1_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the second length of data locking,
        which is combined with ICACHE_PRELOCK_SCT1_ADDR_REG
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOCK_SCT0_SIZE
      bit_offset: 16
      bit_width: 16
      description: The bits are used to configure the first length of data locking,
        which is combined with ICACHE_PRELOCK_SCT0_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_LOCK_CTRL
    addr: 0x1c
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x4
    fields:
    - !Field
      name: ICACHE_LOCK_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable lock operation. It will be cleared by
        hardware after lock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_UNLOCK_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable unlock operation. It will be cleared
        by hardware after unlock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_LOCK_DONE
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate unlock/lock operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_LOCK_ADDR
    addr: 0x20
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_LOCK_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for lock
        operations. It should be combined with ICACHE_LOCK_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_LOCK_SIZE
    addr: 0x24
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_LOCK_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for lock operations.
        The bits are the counts of cache block. It should be combined with ICACHE_LOCK_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_CTRL
    addr: 0x28
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x1
    fields:
    - !Field
      name: ICACHE_INVALIDATE_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable invalidate operation. It will be cleared
        by hardware after invalidate operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SYNC_DONE
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate invalidate operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_SYNC_ADDR
    addr: 0x2c
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_SYNC_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for clean
        operations. It should be combined with ICACHE_SYNC_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_SIZE
    addr: 0x30
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_SYNC_SIZE
      bit_offset: 0
      bit_width: 23
      description: The bits are used to configure the length for sync operations.
        The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_CTRL
    addr: 0x34
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x2
    fields:
    - !Field
      name: ICACHE_PRELOAD_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable preload operation. It will be cleared
        by hardware after preload operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_DONE
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_PRELOAD_ORDER
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure the direction of preload operation.
        1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_ADDR
    addr: 0x38
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOAD_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for preload
        operation. It should be combined with ICACHE_PRELOAD_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_SIZE
    addr: 0x3c
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOAD_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the length for preload operation.
        The bits are the counts of cache block. It should be combined with ICACHE_PRELOAD_ADDR_REG..
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_CTRL
    addr: 0x40
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x8
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT0_ENA
      bit_offset: 0
      bit_width: 1
      description: The bits are used to enable the first section for autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_SCT1_ENA
      bit_offset: 1
      bit_width: 1
      description: The bits are used to enable the second section for autoload operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_ENA
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to enable and disable autoload operation. It is
        combined with icache_autoload_done. 1: enable, 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_DONE
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate autoload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_AUTOLOAD_ORDER
      bit_offset: 4
      bit_width: 1
      description: 'The bits are used to configure the direction of autoload. 1: descending,
        0: ascending.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_AUTOLOAD_RQST
      bit_offset: 5
      bit_width: 2
      description: 'The bits are used to configure trigger conditions for autoload.
        0/3: cache miss, 1: cache hit, 2: both cache miss and hit.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT0_ADDR
    addr: 0x44
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        first section for autoload operation. It should be combined with icache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT0_SIZE
    addr: 0x48
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT0_SIZE
      bit_offset: 0
      bit_width: 27
      description: The bits are used to configure the length of the first section
        for autoload operation. It should be combined with icache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT1_ADDR
    addr: 0x4c
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        second section for autoload operation. It should be combined with icache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_AUTOLOAD_SCT1_SIZE
    addr: 0x50
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_AUTOLOAD_SCT1_SIZE
      bit_offset: 0
      bit_width: 27
      description: The bits are used to configure the length of the second section
        for autoload operation. It should be combined with icache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_TO_FLASH_START_VADDR
    addr: 0x54
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x42000000
    fields:
    - !Field
      name: IBUS_TO_FLASH_START_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of ibus
        to access flash. The register is used to give constraints to ibus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_TO_FLASH_END_VADDR
    addr: 0x58
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x427fffff
    fields:
    - !Field
      name: IBUS_TO_FLASH_END_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the end virtual address of ibus
        to access flash. The register is used to give constraints to ibus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_TO_FLASH_START_VADDR
    addr: 0x5c
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x3c000000
    fields:
    - !Field
      name: DBUS_TO_FLASH_START_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of dbus
        to access flash. The register is used to give constraints to dbus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_TO_FLASH_END_VADDR
    addr: 0x60
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x3c7fffff
    fields:
    - !Field
      name: DBUS_TO_FLASH_END_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the end virtual address of dbus
        to access flash. The register is used to give constraints to dbus access counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ACS_CNT_CLR
    addr: 0x64
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: IBUS_ACS_CNT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear ibus counter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBUS_ACS_CNT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear dbus counter.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IBUS_ACS_MISS_CNT
    addr: 0x68
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: IBUS_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by ibus access flash.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS_ACS_CNT
    addr: 0x6c
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: IBUS_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of ibus access flash through
        icache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS_ACS_FLASH_MISS_CNT
    addr: 0x70
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: DBUS_ACS_FLASH_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by dbus access flash.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS_ACS_CNT
    addr: 0x74
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: DBUS_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of dbus access flash through
        icache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_ILG_INT_ENA
    addr: 0x78
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_SYNC_OP_FAULT_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable interrupt by sync configurations fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_OP_FAULT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable interrupt by preload configurations fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MMU_ENTRY_FAULT_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The bit is used to enable interrupt by mmu entry fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IBUS_CNT_OVF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The bit is used to enable interrupt by ibus counter overflow.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUS_CNT_OVF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The bit is used to enable interrupt by dbus counter overflow.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ILG_INT_CLR
    addr: 0x7c
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_SYNC_OP_FAULT_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear interrupt by sync configurations fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_OP_FAULT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear interrupt by preload configurations fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MMU_ENTRY_FAULT_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear interrupt by mmu entry fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IBUS_CNT_OVF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The bit is used to clear interrupt by ibus counter overflow.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBUS_CNT_OVF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The bit is used to clear interrupt by dbus counter overflow.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_ILG_INT_ST
    addr: 0x80
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_SYNC_OP_FAULT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by sync configurations fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_PRELOAD_OP_FAULT_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by preload configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMU_ENTRY_FAULT_ST
      bit_offset: 5
      bit_width: 1
      description: The bit is used to indicate interrupt by mmu entry fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS_ACS_CNT_OVF_ST
      bit_offset: 7
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus access flash/spiram
        counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS_ACS_MISS_CNT_OVF_ST
      bit_offset: 8
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus access flash/spiram
        miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS_ACS_CNT_OVF_ST
      bit_offset: 9
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus access flash/spiram
        counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS_ACS_FLASH_MISS_CNT_OVF_ST
      bit_offset: 10
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus access flash miss
        counter overflow.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_ACS_CACHE_INT_ENA
    addr: 0x84
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CORE0_IBUS_ACS_MSK_IC_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access icache while
        the corresponding ibus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_IBUS_WR_IC_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable interrupt by ibus trying to write icache
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_IBUS_REJECT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_DBUS_ACS_MSK_IC_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access icache while
        the corresponding dbus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_DBUS_REJECT_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE0_DBUS_WR_IC_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The bit is used to enable interrupt by dbus trying to write icache
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE0_ACS_CACHE_INT_CLR
    addr: 0x88
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CORE0_IBUS_ACS_MSK_IC_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access icache while the
        corresponding ibus is disabled or icache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_IBUS_WR_IC_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear interrupt by ibus trying to write icache
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_IBUS_REJECT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_DBUS_ACS_MSK_IC_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access icache while the
        corresponding dbus is disabled or icache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_DBUS_REJECT_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CORE0_DBUS_WR_IC_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear interrupt by dbus trying to write icache
      read_allowed: false
      write_allowed: true
  - !Register
    name: CORE0_ACS_CACHE_INT_ST
    addr: 0x8c
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CORE0_IBUS_ACS_MSK_ICACHE_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access  icache while
        the core0_ibus is disabled or icache is disabled which include speculative
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_WR_ICACHE_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus trying to write icache
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_REJECT_ST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_ACS_MSK_ICACHE_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access icache while
        the core0_dbus is disabled or icache is disabled which include speculative
        access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_REJECT_ST
      bit_offset: 4
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_WR_ICACHE_ST
      bit_offset: 5
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus trying to write icache
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_DBUS_REJECT_ST
    addr: 0x90
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CORE0_DBUS_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access dbus
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4:
        write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_DBUS_WORLD
      bit_offset: 3
      bit_width: 1
      description: 'The bit is used to indicate the world of CPU access dbus when
        authentication fail. 0: WORLD0, 1: WORLD1'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_DBUS_REJECT_VADDR
    addr: 0x94
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE0_DBUS_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access
        dbus when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_IBUS_REJECT_ST
    addr: 0x98
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CORE0_IBUS_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access ibus
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE0_IBUS_WORLD
      bit_offset: 3
      bit_width: 1
      description: 'The bit is used to indicate the world of CPU access ibus when
        authentication fail. 0: WORLD0, 1: WORLD1'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE0_IBUS_REJECT_VADDR
    addr: 0x9c
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CORE0_IBUS_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access  ibus
        when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_MMU_FAULT_CONTENT
    addr: 0xa0
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CACHE_MMU_FAULT_CONTENT
      bit_offset: 0
      bit_width: 10
      description: The bits are used to indicate the content of mmu entry which cause
        mmu fault..
      read_allowed: true
      write_allowed: false
    - !Field
      name: CACHE_MMU_FAULT_CODE
      bit_offset: 10
      bit_width: 4
      description: 'The right-most 3 bits are used to indicate the operations which
        cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback,
        4: cpu miss evict recovery address, 5: load miss evict recovery address, 6:
        external dma tx, 7: external dma rx. The most significant bit is used to indicate
        this operation occurs in which one icache.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_MMU_FAULT_VADDR
    addr: 0xa4
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CACHE_MMU_FAULT_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address which cause mmu
        fault..
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_WRAP_AROUND_CTRL
    addr: 0xa8
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CACHE_FLASH_WRAP_AROUND
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable wrap around mode when read data from
        flash.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_POWER_CTRL
    addr: 0xac
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x5
    fields:
    - !Field
      name: CACHE_MMU_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to enable clock gating to save power when access
        mmu memory, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_MMU_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_MMU_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_STATE
    addr: 0xb0
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x1
    fields:
    - !Field
      name: ICACHE_STATE
      bit_offset: 0
      bit_width: 12
      description: 'The bit is used to indicate whether  icache main fsm is in idle
        state or not. 1: in idle state,  0: not in idle state'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
    addr: 0xb4
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: RECORD_DISABLE_DB_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_DISABLE_G0CB_DECRYPT
      bit_offset: 1
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
    addr: 0xb8
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x7
    fields:
    - !Field
      name: CLK_FORCE_ON_MANUAL_CRYPT
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of manual crypt clock. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_FORCE_ON_AUTO_CRYPT
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to close clock gating of automatic crypt clock.
        1: close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_FORCE_ON_CRYPT
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to close clock gating of external memory encrypt
        and decrypt clock. 1: close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_PRELOAD_INT_CTRL
    addr: 0xbc
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_PRELOAD_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate the interrupt by  icache pre-load done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_PRELOAD_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the interrupt by  icache pre-load done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_PRELOAD_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear the interrupt by  icache pre-load done.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_SYNC_INT_CTRL
    addr: 0xc0
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ICACHE_SYNC_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate the interrupt by  icache sync done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_SYNC_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the interrupt by  icache sync done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SYNC_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear the interrupt by  icache sync done.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_MMU_OWNER
    addr: 0xc4
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: CACHE_MMU_OWNER
      bit_offset: 0
      bit_width: 4
      description: 'The bits are used to specify the owner of MMU.bit0/bit2: ibus,
        bit1/bit3: dbus'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CONF_MISC
    addr: 0xc8
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x7
    fields:
    - !Field
      name: CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
      bit_offset: 0
      bit_width: 1
      description: The bit is used to disable checking mmu entry fault by preload
        operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
      bit_offset: 1
      bit_width: 1
      description: The bit is used to disable checking mmu entry fault by sync operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_TRACE_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable cache trace function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_FREEZE
    addr: 0xcc
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable icache freeze mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to configure freeze mode, 0:  assert busy if CPU
        miss 1: assert hit if CPU miss'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate icache freeze success
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICACHE_ATOMIC_OPERATE_ENA
    addr: 0xd0
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x1
    fields:
    - !Field
      name: ICACHE_ATOMIC_OPERATE_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to activate icache atomic operation protection.
        In this case, sync/lock operation can not interrupt miss-work. This feature
        does not work during invalidateAll operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_REQUEST
    addr: 0xd4
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: BYPASS
      bit_offset: 0
      bit_width: 1
      description: The bit is used to disable request recording which could cause
        performance issue
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_PMS_TBL_LOCK
    addr: 0xd8
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: IBUS_PMS_LOCK
      bit_offset: 0
      bit_width: 1
      description: The bit is used to configure the ibus permission control section
        boundary0
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_PMS_TBL_BOUNDARY0
    addr: 0xdc
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: IBUS_PMS_BOUNDARY0
      bit_offset: 0
      bit_width: 12
      description: The bit is used to configure the ibus permission control section
        boundary0
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_PMS_TBL_BOUNDARY1
    addr: 0xe0
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x800
    fields:
    - !Field
      name: IBUS_PMS_BOUNDARY1
      bit_offset: 0
      bit_width: 12
      description: The bit is used to configure the ibus permission control section
        boundary1
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_PMS_TBL_BOUNDARY2
    addr: 0xe4
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x800
    fields:
    - !Field
      name: IBUS_PMS_BOUNDARY2
      bit_offset: 0
      bit_width: 12
      description: The bit is used to configure the ibus permission control section
        boundary2
      read_allowed: true
      write_allowed: true
  - !Register
    name: IBUS_PMS_TBL_ATTR
    addr: 0xe8
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0xff
    fields:
    - !Field
      name: IBUS_PMS_SCT1_ATTR
      bit_offset: 0
      bit_width: 4
      description: 'The bit is used to configure attribute of the ibus permission
        control section1, bit0: fetch in world0, bit1: load in world0, bit2: fetch
        in world1, bit3: load in world1'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IBUS_PMS_SCT2_ATTR
      bit_offset: 4
      bit_width: 4
      description: 'The bit is used to configure attribute of the ibus permission
        control section2, bit0: fetch in world0, bit1: load in world0, bit2: fetch
        in world1, bit3: load in world1'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_PMS_TBL_LOCK
    addr: 0xec
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: DBUS_PMS_LOCK
      bit_offset: 0
      bit_width: 1
      description: The bit is used to configure the ibus permission control section
        boundary0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_PMS_TBL_BOUNDARY0
    addr: 0xf0
    size_bits: 32
    description: This description will be updated in the near future.
    fields:
    - !Field
      name: DBUS_PMS_BOUNDARY0
      bit_offset: 0
      bit_width: 12
      description: The bit is used to configure the dbus permission control section
        boundary0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_PMS_TBL_BOUNDARY1
    addr: 0xf4
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x800
    fields:
    - !Field
      name: DBUS_PMS_BOUNDARY1
      bit_offset: 0
      bit_width: 12
      description: The bit is used to configure the dbus permission control section
        boundary1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_PMS_TBL_BOUNDARY2
    addr: 0xf8
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x800
    fields:
    - !Field
      name: DBUS_PMS_BOUNDARY2
      bit_offset: 0
      bit_width: 12
      description: The bit is used to configure the dbus permission control section
        boundary2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DBUS_PMS_TBL_ATTR
    addr: 0xfc
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0xf
    fields:
    - !Field
      name: DBUS_PMS_SCT1_ATTR
      bit_offset: 0
      bit_width: 2
      description: 'The bit is used to configure attribute of the dbus permission
        control section1, bit0: load in world0, bit2: load in world1'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUS_PMS_SCT2_ATTR
      bit_offset: 2
      bit_width: 2
      description: 'The bit is used to configure attribute of the dbus permission
        control section2, bit0: load in world0, bit2: load in world1'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE
    addr: 0x100
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: clock gate enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3fc
    size_bits: 32
    description: This description will be updated in the near future.
    reset_value: 0x2007160
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: version information
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO
  description: General Purpose Input/Output
  base_addr: 0x60004000
  size: 0x31c
  registers:
  - !Register
    name: BT_SELECT
    addr: 0x0
    size_bits: 32
    description: GPIO bit select register
    fields:
    - !Field
      name: BT_SEL
      bit_offset: 0
      bit_width: 32
      description: GPIO bit select register
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT
    addr: 0x4
    size_bits: 32
    description: GPIO output register
    fields:
    - !Field
      name: DATA_ORIG
      bit_offset: 0
      bit_width: 26
      description: GPIO output register for GPIO0-25
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_W1TS
    addr: 0x8
    size_bits: 32
    description: GPIO output set register
    fields:
    - !Field
      name: OUT_W1TS
      bit_offset: 0
      bit_width: 26
      description: GPIO output set register for GPIO0-25
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_W1TC
    addr: 0xc
    size_bits: 32
    description: GPIO output clear register
    fields:
    - !Field
      name: OUT_W1TC
      bit_offset: 0
      bit_width: 26
      description: GPIO output clear register for GPIO0-25
      read_allowed: false
      write_allowed: true
  - !Register
    name: SDIO_SELECT
    addr: 0x1c
    size_bits: 32
    description: GPIO sdio select register
    fields:
    - !Field
      name: SDIO_SEL
      bit_offset: 0
      bit_width: 8
      description: GPIO sdio select register
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE
    addr: 0x20
    size_bits: 32
    description: GPIO output enable register
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 26
      description: GPIO output enable register for GPIO0-25
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE_W1TS
    addr: 0x24
    size_bits: 32
    description: GPIO output enable set register
    fields:
    - !Field
      name: ENABLE_W1TS
      bit_offset: 0
      bit_width: 26
      description: GPIO output enable set register for GPIO0-25
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE_W1TC
    addr: 0x28
    size_bits: 32
    description: GPIO output enable clear register
    fields:
    - !Field
      name: ENABLE_W1TC
      bit_offset: 0
      bit_width: 26
      description: GPIO output enable clear register for GPIO0-25
      read_allowed: false
      write_allowed: true
  - !Register
    name: STRAP
    addr: 0x38
    size_bits: 32
    description: pad strapping register
    fields:
    - !Field
      name: STRAPPING
      bit_offset: 0
      bit_width: 16
      description: pad strapping register
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN
    addr: 0x3c
    size_bits: 32
    description: GPIO input register
    fields:
    - !Field
      name: DATA_NEXT
      bit_offset: 0
      bit_width: 26
      description: GPIO input register for GPIO0-25
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS
    addr: 0x44
    size_bits: 32
    description: GPIO interrupt status register
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 26
      description: GPIO interrupt status register for GPIO0-25
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS_W1TS
    addr: 0x48
    size_bits: 32
    description: GPIO interrupt status set register
    fields:
    - !Field
      name: STATUS_W1TS
      bit_offset: 0
      bit_width: 26
      description: GPIO interrupt status set register for GPIO0-25
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS_W1TC
    addr: 0x4c
    size_bits: 32
    description: GPIO interrupt status clear register
    fields:
    - !Field
      name: STATUS_W1TC
      bit_offset: 0
      bit_width: 26
      description: GPIO interrupt status clear register for GPIO0-25
      read_allowed: false
      write_allowed: true
  - !Register
    name: PCPU_INT
    addr: 0x5c
    size_bits: 32
    description: GPIO PRO_CPU interrupt status register
    fields:
    - !Field
      name: PROCPU_INT
      bit_offset: 0
      bit_width: 26
      description: GPIO PRO_CPU interrupt status register for GPIO0-25
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT
    addr: 0x60
    size_bits: 32
    description: GPIO PRO_CPU(not shielded) interrupt status register
    fields:
    - !Field
      name: PROCPU_NMI_INT
      bit_offset: 0
      bit_width: 26
      description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-25
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT
    addr: 0x64
    size_bits: 32
    description: GPIO CPUSDIO interrupt status register
    fields:
    - !Field
      name: SDIO_INT
      bit_offset: 0
      bit_width: 26
      description: GPIO CPUSDIO interrupt status register for GPIO0-25
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS_NEXT
    addr: 0x14c
    size_bits: 32
    description: GPIO interrupt source register
    fields:
    - !Field
      name: STATUS_INTERRUPT_NEXT
      bit_offset: 0
      bit_width: 26
      description: GPIO interrupt source register for GPIO0-25
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x62c
    size_bits: 32
    description: GPIO clock gate register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: set this bit to enable GPIO clock gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x6fc
    size_bits: 32
    description: GPIO version register
    reset_value: 0x2006130
    fields:
    - !Field
      name: REG_DATE
      bit_offset: 0
      bit_width: 28
      description: version register
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN0
    addr: 0x74
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN1
    addr: 0x78
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN2
    addr: 0x7c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN3
    addr: 0x80
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN4
    addr: 0x84
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN5
    addr: 0x88
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN6
    addr: 0x8c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN7
    addr: 0x90
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN8
    addr: 0x94
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN9
    addr: 0x98
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN10
    addr: 0x9c
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN11
    addr: 0xa0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN12
    addr: 0xa4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN13
    addr: 0xa8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN14
    addr: 0xac
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN15
    addr: 0xb0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN16
    addr: 0xb4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN17
    addr: 0xb8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN18
    addr: 0xbc
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN19
    addr: 0xc0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN20
    addr: 0xc4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN21
    addr: 0xc8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN22
    addr: 0xcc
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN23
    addr: 0xd0
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN24
    addr: 0xd4
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN25
    addr: 0xd8
    size_bits: 32
    description: GPIO pin configuration register
    fields:
    - !Field
      name: PIN_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: set GPIO input_sync2 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: set this bit to select pad driver. 1:open-drain. :normal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: set GPIO input_sync1 signal mode. :disable. 1:trigger at negedge.
        2or3:trigger at posedge.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: set this value to choose interrupt mode. :disable GPIO interrupt.
        1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid
        at low level. 5:valid at high level
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep
        Mode)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CONFIG
      bit_offset: 11
      bit_width: 2
      description: reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not
        shielded) interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_IN_SEL_CFG
    addr: 0x154
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_IN_SEL_CFG
    addr: 0x158
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_IN_SEL_CFG
    addr: 0x15c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_IN_SEL_CFG
    addr: 0x160
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_IN_SEL_CFG
    addr: 0x164
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_IN_SEL_CFG
    addr: 0x168
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_IN_SEL_CFG
    addr: 0x16c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_IN_SEL_CFG
    addr: 0x170
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_IN_SEL_CFG
    addr: 0x174
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_IN_SEL_CFG
    addr: 0x178
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_IN_SEL_CFG
    addr: 0x17c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_IN_SEL_CFG
    addr: 0x180
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_IN_SEL_CFG
    addr: 0x184
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_IN_SEL_CFG
    addr: 0x188
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_IN_SEL_CFG
    addr: 0x18c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_IN_SEL_CFG
    addr: 0x190
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_IN_SEL_CFG
    addr: 0x194
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_IN_SEL_CFG
    addr: 0x198
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_IN_SEL_CFG
    addr: 0x19c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_IN_SEL_CFG
    addr: 0x1a0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_IN_SEL_CFG
    addr: 0x1a4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_IN_SEL_CFG
    addr: 0x1a8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_IN_SEL_CFG
    addr: 0x1ac
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_IN_SEL_CFG
    addr: 0x1b0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_IN_SEL_CFG
    addr: 0x1b4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_IN_SEL_CFG
    addr: 0x1b8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_IN_SEL_CFG
    addr: 0x1bc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_IN_SEL_CFG
    addr: 0x1c0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_IN_SEL_CFG
    addr: 0x1c4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_IN_SEL_CFG
    addr: 0x1c8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_IN_SEL_CFG
    addr: 0x1cc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_IN_SEL_CFG
    addr: 0x1d0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_IN_SEL_CFG
    addr: 0x1d4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_IN_SEL_CFG
    addr: 0x1d8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_IN_SEL_CFG
    addr: 0x1dc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_IN_SEL_CFG
    addr: 0x1e0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_IN_SEL_CFG
    addr: 0x1e4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_IN_SEL_CFG
    addr: 0x1e8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_IN_SEL_CFG
    addr: 0x1ec
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_IN_SEL_CFG
    addr: 0x1f0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC40_IN_SEL_CFG
    addr: 0x1f4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC41_IN_SEL_CFG
    addr: 0x1f8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC42_IN_SEL_CFG
    addr: 0x1fc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC43_IN_SEL_CFG
    addr: 0x200
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC44_IN_SEL_CFG
    addr: 0x204
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC45_IN_SEL_CFG
    addr: 0x208
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC46_IN_SEL_CFG
    addr: 0x20c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC47_IN_SEL_CFG
    addr: 0x210
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC48_IN_SEL_CFG
    addr: 0x214
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC49_IN_SEL_CFG
    addr: 0x218
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC50_IN_SEL_CFG
    addr: 0x21c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC51_IN_SEL_CFG
    addr: 0x220
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC52_IN_SEL_CFG
    addr: 0x224
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC53_IN_SEL_CFG
    addr: 0x228
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC54_IN_SEL_CFG
    addr: 0x22c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC55_IN_SEL_CFG
    addr: 0x230
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC56_IN_SEL_CFG
    addr: 0x234
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC57_IN_SEL_CFG
    addr: 0x238
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC58_IN_SEL_CFG
    addr: 0x23c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC59_IN_SEL_CFG
    addr: 0x240
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC60_IN_SEL_CFG
    addr: 0x244
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC61_IN_SEL_CFG
    addr: 0x248
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC62_IN_SEL_CFG
    addr: 0x24c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC63_IN_SEL_CFG
    addr: 0x250
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC64_IN_SEL_CFG
    addr: 0x254
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC65_IN_SEL_CFG
    addr: 0x258
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC66_IN_SEL_CFG
    addr: 0x25c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC67_IN_SEL_CFG
    addr: 0x260
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC68_IN_SEL_CFG
    addr: 0x264
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC69_IN_SEL_CFG
    addr: 0x268
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC70_IN_SEL_CFG
    addr: 0x26c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC71_IN_SEL_CFG
    addr: 0x270
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC72_IN_SEL_CFG
    addr: 0x274
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC73_IN_SEL_CFG
    addr: 0x278
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC74_IN_SEL_CFG
    addr: 0x27c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC75_IN_SEL_CFG
    addr: 0x280
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC76_IN_SEL_CFG
    addr: 0x284
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC77_IN_SEL_CFG
    addr: 0x288
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC78_IN_SEL_CFG
    addr: 0x28c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC79_IN_SEL_CFG
    addr: 0x290
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC80_IN_SEL_CFG
    addr: 0x294
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC81_IN_SEL_CFG
    addr: 0x298
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC82_IN_SEL_CFG
    addr: 0x29c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC83_IN_SEL_CFG
    addr: 0x2a0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC84_IN_SEL_CFG
    addr: 0x2a4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC85_IN_SEL_CFG
    addr: 0x2a8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC86_IN_SEL_CFG
    addr: 0x2ac
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC87_IN_SEL_CFG
    addr: 0x2b0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC88_IN_SEL_CFG
    addr: 0x2b4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC89_IN_SEL_CFG
    addr: 0x2b8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC90_IN_SEL_CFG
    addr: 0x2bc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC91_IN_SEL_CFG
    addr: 0x2c0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC92_IN_SEL_CFG
    addr: 0x2c4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC93_IN_SEL_CFG
    addr: 0x2c8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC94_IN_SEL_CFG
    addr: 0x2cc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC95_IN_SEL_CFG
    addr: 0x2d0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC96_IN_SEL_CFG
    addr: 0x2d4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC97_IN_SEL_CFG
    addr: 0x2d8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC98_IN_SEL_CFG
    addr: 0x2dc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC99_IN_SEL_CFG
    addr: 0x2e0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC100_IN_SEL_CFG
    addr: 0x2e4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC101_IN_SEL_CFG
    addr: 0x2e8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC102_IN_SEL_CFG
    addr: 0x2ec
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC103_IN_SEL_CFG
    addr: 0x2f0
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC104_IN_SEL_CFG
    addr: 0x2f4
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC105_IN_SEL_CFG
    addr: 0x2f8
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC106_IN_SEL_CFG
    addr: 0x2fc
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC107_IN_SEL_CFG
    addr: 0x300
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC108_IN_SEL_CFG
    addr: 0x304
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC109_IN_SEL_CFG
    addr: 0x308
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC110_IN_SEL_CFG
    addr: 0x30c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC111_IN_SEL_CFG
    addr: 0x310
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC112_IN_SEL_CFG
    addr: 0x314
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC113_IN_SEL_CFG
    addr: 0x318
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC114_IN_SEL_CFG
    addr: 0x31c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC115_IN_SEL_CFG
    addr: 0x320
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC116_IN_SEL_CFG
    addr: 0x324
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC117_IN_SEL_CFG
    addr: 0x328
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC118_IN_SEL_CFG
    addr: 0x32c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC119_IN_SEL_CFG
    addr: 0x330
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC120_IN_SEL_CFG
    addr: 0x334
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC121_IN_SEL_CFG
    addr: 0x338
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC122_IN_SEL_CFG
    addr: 0x33c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC123_IN_SEL_CFG
    addr: 0x340
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC124_IN_SEL_CFG
    addr: 0x344
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC125_IN_SEL_CFG
    addr: 0x348
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC126_IN_SEL_CFG
    addr: 0x34c
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC127_IN_SEL_CFG
    addr: 0x350
    size_bits: 32
    description: GPIO input function configuration register
    fields:
    - !Field
      name: FUNC_IN_SEL
      bit_offset: 0
      bit_width: 5
      description: 'set this value: s=-53: connect GPIO[s] to this port. s=x38: set
        this port always high level. s=x3C: set this port always low level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_IN_INV_SEL
      bit_offset: 5
      bit_width: 1
      description: set this bit to invert input signal. 1:invert. :not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_IN_SEL
      bit_offset: 6
      bit_width: 1
      description: set this bit to bypass GPIO. 1:do not bypass GPIO. :bypass GPIO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_OUT_SEL_CFG
    addr: 0x554
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_OUT_SEL_CFG
    addr: 0x558
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_OUT_SEL_CFG
    addr: 0x55c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_OUT_SEL_CFG
    addr: 0x560
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_OUT_SEL_CFG
    addr: 0x564
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_OUT_SEL_CFG
    addr: 0x568
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_OUT_SEL_CFG
    addr: 0x56c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_OUT_SEL_CFG
    addr: 0x570
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_OUT_SEL_CFG
    addr: 0x574
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_OUT_SEL_CFG
    addr: 0x578
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_OUT_SEL_CFG
    addr: 0x57c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_OUT_SEL_CFG
    addr: 0x580
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_OUT_SEL_CFG
    addr: 0x584
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_OUT_SEL_CFG
    addr: 0x588
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_OUT_SEL_CFG
    addr: 0x58c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_OUT_SEL_CFG
    addr: 0x590
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_OUT_SEL_CFG
    addr: 0x594
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_OUT_SEL_CFG
    addr: 0x598
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_OUT_SEL_CFG
    addr: 0x59c
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_OUT_SEL_CFG
    addr: 0x5a0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_OUT_SEL_CFG
    addr: 0x5a4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_OUT_SEL_CFG
    addr: 0x5a8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_OUT_SEL_CFG
    addr: 0x5ac
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_OUT_SEL_CFG
    addr: 0x5b0
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_OUT_SEL_CFG
    addr: 0x5b4
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_OUT_SEL_CFG
    addr: 0x5b8
    size_bits: 32
    description: GPIO output function select register
    reset_value: 0x80
    fields:
    - !Field
      name: FUNC_OUT_SEL
      bit_offset: 0
      bit_width: 8
      description: 'The value of the bits: <=s<=256. Set the value to select output
        signal. s=-255: output of GPIO[n] equals input of peripheral[s]. s=256: output
        of GPIO[n] equals GPIO_OUT_REG[n].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OUT_INV_SEL
      bit_offset: 8
      bit_width: 1
      description: set this bit to invert output signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_SEL
      bit_offset: 9
      bit_width: 1
      description: set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n]
        as output enable signal.:use peripheral output enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC_OEN_INV_SEL
      bit_offset: 10
      bit_width: 1
      description: set this bit to invert output enable signal.1:invert.:not invert.
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIOSD
  description: Sigma-Delta Modulation
  base_addr: 0x60004f00
  size: 0x1c
  registers:
  - !Register
    name: SIGMADELTA_CG
    addr: 0x20
    size_bits: 32
    description: Clock Gating Configure Register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Clock enable bit of configuration registers for sigma delta modulation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_MISC
    addr: 0x24
    size_bits: 32
    description: MISC Register
    fields:
    - !Field
      name: FUNCTION_CLK_EN
      bit_offset: 30
      bit_width: 1
      description: Clock enable bit of sigma delta modulation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_SWAP
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_VERSION
    addr: 0x28
    size_bits: 32
    description: Version Control Register
    reset_value: 0x2006230
    fields:
    - !Field
      name: GPIO_SD_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA0
    addr: 0x0
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA1
    addr: 0x4
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA2
    addr: 0x8
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA3
    addr: 0xc
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
- !Module
  name: HMAC
  description: HMAC (Hash-based Message Authentication Code) Accelerator
  base_addr: 0x6003e000
  size: 0xa0
  registers:
  - !Register
    name: SET_START
    addr: 0x40
    size_bits: 32
    description: Process control register 0.
    fields:
    - !Field
      name: SET_START
      bit_offset: 0
      bit_width: 1
      description: Start hmac operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_PURPOSE
    addr: 0x44
    size_bits: 32
    description: Configure purpose.
    fields:
    - !Field
      name: PURPOSE_SET
      bit_offset: 0
      bit_width: 4
      description: Set hmac parameter purpose.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_KEY
    addr: 0x48
    size_bits: 32
    description: Configure key.
    fields:
    - !Field
      name: KEY_SET
      bit_offset: 0
      bit_width: 3
      description: Set hmac parameter key.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_FINISH
    addr: 0x4c
    size_bits: 32
    description: Finish initial configuration.
    fields:
    - !Field
      name: SET_PARA_END
      bit_offset: 0
      bit_width: 1
      description: Finish hmac configuration.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_ONE
    addr: 0x50
    size_bits: 32
    description: Process control register 1.
    fields:
    - !Field
      name: SET_TEXT_ONE
      bit_offset: 0
      bit_width: 1
      description: Call SHA to calculate one message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_ING
    addr: 0x54
    size_bits: 32
    description: Process control register 2.
    fields:
    - !Field
      name: SET_TEXT_ING
      bit_offset: 0
      bit_width: 1
      description: Continue typical hmac.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_END
    addr: 0x58
    size_bits: 32
    description: Process control register 3.
    fields:
    - !Field
      name: SET_TEXT_END
      bit_offset: 0
      bit_width: 1
      description: Start hardware padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_RESULT_FINISH
    addr: 0x5c
    size_bits: 32
    description: Process control register 4.
    fields:
    - !Field
      name: SET_RESULT_END
      bit_offset: 0
      bit_width: 1
      description: After read result from upstream, then let hmac back to idle.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_INVALIDATE_JTAG
    addr: 0x60
    size_bits: 32
    description: Invalidate register 0.
    fields:
    - !Field
      name: SET_INVALIDATE_JTAG
      bit_offset: 0
      bit_width: 1
      description: Clear result from hmac downstream JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_INVALIDATE_DS
    addr: 0x64
    size_bits: 32
    description: Invalidate register 1.
    fields:
    - !Field
      name: SET_INVALIDATE_DS
      bit_offset: 0
      bit_width: 1
      description: Clear result from hmac downstream DS.
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_ERROR
    addr: 0x68
    size_bits: 32
    description: Error register.
    fields:
    - !Field
      name: QUREY_CHECK
      bit_offset: 0
      bit_width: 1
      description: 'Hmac configuration state. 0: key are agree with purpose. 1: error'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_BUSY
    addr: 0x6c
    size_bits: 32
    description: Busy register.
    fields:
    - !Field
      name: BUSY_STATE
      bit_offset: 0
      bit_width: 1
      description: 'Hmac state. 1''b0: idle. 1''b1: busy'
      read_allowed: true
      write_allowed: false
  - !Register
    name: SET_MESSAGE_PAD
    addr: 0xf0
    size_bits: 32
    description: Process control register 5.
    fields:
    - !Field
      name: SET_TEXT_PAD
      bit_offset: 0
      bit_width: 1
      description: Start software padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: ONE_BLOCK
    addr: 0xf4
    size_bits: 32
    description: Process control register 6.
    fields:
    - !Field
      name: SET_ONE_BLOCK
      bit_offset: 0
      bit_width: 1
      description: Don't have to do padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SOFT_JTAG_CTRL
    addr: 0xf8
    size_bits: 32
    description: Jtag register 0.
    fields:
    - !Field
      name: SOFT_JTAG_CTRL
      bit_offset: 0
      bit_width: 1
      description: Turn on JTAG verification.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_JTAG
    addr: 0xfc
    size_bits: 32
    description: Jtag register 1.
    fields:
    - !Field
      name: WR_JTAG
      bit_offset: 0
      bit_width: 32
      description: 32-bit of key to be compared.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_MEM[0]
    addr: 0x80
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[1]
    addr: 0x81
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[2]
    addr: 0x82
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[3]
    addr: 0x83
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[4]
    addr: 0x84
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[5]
    addr: 0x85
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[6]
    addr: 0x86
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[7]
    addr: 0x87
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[8]
    addr: 0x88
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[9]
    addr: 0x89
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[10]
    addr: 0x8a
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[11]
    addr: 0x8b
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[12]
    addr: 0x8c
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[13]
    addr: 0x8d
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[14]
    addr: 0x8e
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[15]
    addr: 0x8f
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[16]
    addr: 0x90
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[17]
    addr: 0x91
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[18]
    addr: 0x92
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[19]
    addr: 0x93
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[20]
    addr: 0x94
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[21]
    addr: 0x95
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[22]
    addr: 0x96
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[23]
    addr: 0x97
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[24]
    addr: 0x98
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[25]
    addr: 0x99
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[26]
    addr: 0x9a
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[27]
    addr: 0x9b
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[28]
    addr: 0x9c
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[29]
    addr: 0x9d
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[30]
    addr: 0x9e
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[31]
    addr: 0x9f
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[32]
    addr: 0xa0
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[33]
    addr: 0xa1
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[34]
    addr: 0xa2
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[35]
    addr: 0xa3
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[36]
    addr: 0xa4
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[37]
    addr: 0xa5
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[38]
    addr: 0xa6
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[39]
    addr: 0xa7
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[40]
    addr: 0xa8
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[41]
    addr: 0xa9
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[42]
    addr: 0xaa
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[43]
    addr: 0xab
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[44]
    addr: 0xac
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[45]
    addr: 0xad
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[46]
    addr: 0xae
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[47]
    addr: 0xaf
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[48]
    addr: 0xb0
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[49]
    addr: 0xb1
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[50]
    addr: 0xb2
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[51]
    addr: 0xb3
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[52]
    addr: 0xb4
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[53]
    addr: 0xb5
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[54]
    addr: 0xb6
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[55]
    addr: 0xb7
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[56]
    addr: 0xb8
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[57]
    addr: 0xb9
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[58]
    addr: 0xba
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[59]
    addr: 0xbb
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[60]
    addr: 0xbc
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[61]
    addr: 0xbd
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[62]
    addr: 0xbe
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: WR_MESSAGE_MEM[63]
    addr: 0xbf
    size_bits: 8
    description: Message block memory.
    fields: []
  - !Register
    name: RD_RESULT_MEM[0]
    addr: 0xc0
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[1]
    addr: 0xc1
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[2]
    addr: 0xc2
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[3]
    addr: 0xc3
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[4]
    addr: 0xc4
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[5]
    addr: 0xc5
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[6]
    addr: 0xc6
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[7]
    addr: 0xc7
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[8]
    addr: 0xc8
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[9]
    addr: 0xc9
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[10]
    addr: 0xca
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[11]
    addr: 0xcb
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[12]
    addr: 0xcc
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[13]
    addr: 0xcd
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[14]
    addr: 0xce
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[15]
    addr: 0xcf
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[16]
    addr: 0xd0
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[17]
    addr: 0xd1
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[18]
    addr: 0xd2
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[19]
    addr: 0xd3
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[20]
    addr: 0xd4
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[21]
    addr: 0xd5
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[22]
    addr: 0xd6
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[23]
    addr: 0xd7
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[24]
    addr: 0xd8
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[25]
    addr: 0xd9
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[26]
    addr: 0xda
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[27]
    addr: 0xdb
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[28]
    addr: 0xdc
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[29]
    addr: 0xdd
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[30]
    addr: 0xde
    size_bits: 8
    description: Result from upstream.
    fields: []
  - !Register
    name: RD_RESULT_MEM[31]
    addr: 0xdf
    size_bits: 8
    description: Result from upstream.
    fields: []
- !Module
  name: I2C
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x60013000
  size: 0x90
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x0
    size_bits: 32
    description: I2C_SCL_LOW_PERIOD_REG
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 9
      description: reg_scl_low_period
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x4
    size_bits: 32
    description: I2C_CTR_REG
    reset_value: 0x20b
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: reg_sda_force_out
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: reg_scl_force_out
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: reg_sample_scl_level
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FULL_ACK_LEVEL
      bit_offset: 3
      bit_width: 1
      description: reg_rx_full_ack_level
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: reg_ms_mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: reg_trans_start
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: reg_tx_lsb_first
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: reg_rx_lsb_first
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: reg_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_EN
      bit_offset: 9
      bit_width: 1
      description: reg_arbitration_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSM_RST
      bit_offset: 10
      bit_width: 1
      description: reg_fsm_rst
      read_allowed: false
      write_allowed: true
    - !Field
      name: CONF_UPGATE
      bit_offset: 11
      bit_width: 1
      description: reg_conf_upgate
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_TX_AUTO_START_EN
      bit_offset: 12
      bit_width: 1
      description: reg_slv_tx_auto_start_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_RW_CHECK_EN
      bit_offset: 13
      bit_width: 1
      description: reg_addr_10bit_rw_check_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_BROADCASTING_EN
      bit_offset: 14
      bit_width: 1
      description: reg_addr_broadcasting_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x8
    size_bits: 32
    description: I2C_SR_REG
    reset_value: 0xc000
    fields:
    - !Field
      name: RESP_REC
      bit_offset: 0
      bit_width: 1
      description: reg_resp_rec
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: reg_slave_rw
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: reg_arb_lost
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: reg_bus_busy
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: reg_slave_addressed
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: reg_rxfifo_cnt
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRETCH_CAUSE
      bit_offset: 14
      bit_width: 2
      description: reg_stretch_cause
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: reg_txfifo_cnt
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: reg_scl_main_state_last
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: reg_scl_state_last
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0xc
    size_bits: 32
    description: I2C_TO_REG
    reset_value: 0x10
    fields:
    - !Field
      name: TIME_OUT_VALUE
      bit_offset: 0
      bit_width: 5
      description: reg_time_out_value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_EN
      bit_offset: 5
      bit_width: 1
      description: reg_time_out_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x10
    size_bits: 32
    description: I2C_SLAVE_ADDR_REG
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: reg_slave_addr
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: reg_addr_10bit_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_ST
    addr: 0x14
    size_bits: 32
    description: I2C_FIFO_ST_REG
    fields:
    - !Field
      name: RXFIFO_RADDR
      bit_offset: 0
      bit_width: 5
      description: reg_rxfifo_raddr
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_WADDR
      bit_offset: 5
      bit_width: 5
      description: reg_rxfifo_waddr
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_RADDR
      bit_offset: 10
      bit_width: 5
      description: reg_txfifo_raddr
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WADDR
      bit_offset: 15
      bit_width: 5
      description: reg_txfifo_waddr
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW_POINT
      bit_offset: 22
      bit_width: 8
      description: reg_slave_rw_point
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x18
    size_bits: 32
    description: I2C_FIFO_CONF_REG
    reset_value: 0x408b
    fields:
    - !Field
      name: RXFIFO_WM_THRHD
      bit_offset: 0
      bit_width: 5
      description: reg_rxfifo_wm_thrhd
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_THRHD
      bit_offset: 5
      bit_width: 5
      description: reg_txfifo_wm_thrhd
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: reg_nonfifo_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: reg_fifo_addr_cfg_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: reg_rx_fifo_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: reg_tx_fifo_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_PRT_EN
      bit_offset: 14
      bit_width: 1
      description: reg_fifo_prt_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_DATA
    addr: 0x1c
    size_bits: 32
    description: I2C_FIFO_DATA_REG
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: reg_fifo_rdata
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x20
    size_bits: 32
    description: I2C_INT_RAW_REG
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_WM_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: reg_rxfifo_wm_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: reg_txfifo_wm_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: reg_rxfifo_ovf_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: reg_end_detect_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: reg_byte_trans_done_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: reg_arbitration_lost_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: reg_mst_txfifo_udf_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: reg_trans_complete_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: reg_time_out_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: reg_trans_start_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: reg_nack_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: reg_txfifo_ovf_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: reg_rxfifo_udf_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: reg_scl_st_to_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: reg_scl_main_st_to_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: reg_det_start_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: reg_slave_stretch_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: GENERAL_CALL_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: reg_general_call_int_raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x24
    size_bits: 32
    description: I2C_INT_CLR_REG
    fields:
    - !Field
      name: RXFIFO_WM_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: reg_rxfifo_wm_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: reg_txfifo_wm_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: reg_rxfifo_ovf_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: reg_end_detect_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: reg_byte_trans_done_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: reg_arbitration_lost_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: reg_mst_txfifo_udf_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: reg_trans_complete_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: reg_time_out_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: reg_trans_start_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: NACK_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: reg_nack_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: reg_txfifo_ovf_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: reg_rxfifo_udf_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: reg_scl_st_to_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: reg_scl_main_st_to_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: DET_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: reg_det_start_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: reg_slave_stretch_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: GENERAL_CALL_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: reg_general_call_int_clr
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x28
    size_bits: 32
    description: I2C_INT_ENA_REG
    fields:
    - !Field
      name: RXFIFO_WM_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: reg_rxfifo_wm_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: reg_txfifo_wm_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: reg_rxfifo_ovf_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: reg_end_detect_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: reg_byte_trans_done_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: reg_arbitration_lost_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: reg_mst_txfifo_udf_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: reg_trans_complete_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: reg_time_out_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: reg_trans_start_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: NACK_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: reg_nack_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: reg_txfifo_ovf_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: reg_rxfifo_udf_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: reg_scl_st_to_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: reg_scl_main_st_to_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: reg_det_start_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: reg_slave_stretch_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: GENERAL_CALL_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: reg_general_call_int_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x2c
    size_bits: 32
    description: I2C_INT_STATUS_REG
    fields:
    - !Field
      name: RXFIFO_WM_INT_ST
      bit_offset: 0
      bit_width: 1
      description: reg_rxfifo_wm_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_ST
      bit_offset: 1
      bit_width: 1
      description: reg_txfifo_wm_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: reg_rxfifo_ovf_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: reg_end_detect_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: reg_byte_trans_done_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: reg_arbitration_lost_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: reg_mst_txfifo_udf_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: reg_trans_complete_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: reg_time_out_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: reg_trans_start_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_ST
      bit_offset: 10
      bit_width: 1
      description: reg_nack_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      description: reg_txfifo_ovf_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_ST
      bit_offset: 12
      bit_width: 1
      description: reg_rxfifo_udf_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_ST
      bit_offset: 13
      bit_width: 1
      description: reg_scl_st_to_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_ST
      bit_offset: 14
      bit_width: 1
      description: reg_scl_main_st_to_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_ST
      bit_offset: 15
      bit_width: 1
      description: reg_det_start_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_ST
      bit_offset: 16
      bit_width: 1
      description: reg_slave_stretch_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: GENERAL_CALL_INT_ST
      bit_offset: 17
      bit_width: 1
      description: reg_general_call_int_st
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x30
    size_bits: 32
    description: I2C_SDA_HOLD_REG
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: reg_sda_hold_time
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x34
    size_bits: 32
    description: I2C_SDA_SAMPLE_REG
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: reg_sda_sample_time
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x38
    size_bits: 32
    description: I2C_SCL_HIGH_PERIOD_REG
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 9
      description: reg_scl_high_period
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_WAIT_HIGH_PERIOD
      bit_offset: 9
      bit_width: 7
      description: reg_scl_wait_high_period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x40
    size_bits: 32
    description: I2C_SCL_START_HOLD_REG
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: reg_scl_start_hold_time
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x44
    size_bits: 32
    description: I2C_SCL_RSTART_SETUP_REG
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: reg_scl_rstart_setup_time
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x48
    size_bits: 32
    description: I2C_SCL_STOP_HOLD_REG
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: reg_scl_stop_hold_time
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x4c
    size_bits: 32
    description: I2C_SCL_STOP_SETUP_REG
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 9
      description: reg_scl_stop_setup_time
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CFG
    addr: 0x50
    size_bits: 32
    description: I2C_FILTER_CFG_REG
    reset_value: 0x300
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: reg_scl_filter_thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 4
      bit_width: 4
      description: reg_sda_filter_thres
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 8
      bit_width: 1
      description: reg_scl_filter_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 9
      bit_width: 1
      description: reg_sda_filter_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_CONF
    addr: 0x54
    size_bits: 32
    description: I2C_CLK_CONF_REG
    reset_value: 0x200000
    fields:
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: reg_sclk_div_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 8
      bit_width: 6
      description: reg_sclk_div_a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_B
      bit_offset: 14
      bit_width: 6
      description: reg_sclk_div_b
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 1
      description: reg_sclk_sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_ACTIVE
      bit_offset: 21
      bit_width: 1
      description: reg_sclk_active
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_ST_TIME_OUT
    addr: 0x78
    size_bits: 32
    description: I2C_SCL_ST_TIME_OUT_REG
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_ST_TO_I2C
      bit_offset: 0
      bit_width: 5
      description: reg_scl_st_to_regno more than 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_MAIN_ST_TIME_OUT
    addr: 0x7c
    size_bits: 32
    description: I2C_SCL_MAIN_ST_TIME_OUT_REG
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_MAIN_ST_TO_I2C
      bit_offset: 0
      bit_width: 5
      description: reg_scl_main_st_to_regno more than 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_SP_CONF
    addr: 0x80
    size_bits: 32
    description: I2C_SCL_SP_CONF_REG
    fields:
    - !Field
      name: SCL_RST_SLV_EN
      bit_offset: 0
      bit_width: 1
      description: reg_scl_rst_slv_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_RST_SLV_NUM
      bit_offset: 1
      bit_width: 5
      description: reg_scl_rst_slv_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_PD_EN
      bit_offset: 6
      bit_width: 1
      description: reg_scl_pd_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_PD_EN
      bit_offset: 7
      bit_width: 1
      description: reg_sda_pd_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STRETCH_CONF
    addr: 0x84
    size_bits: 32
    description: I2C_SCL_STRETCH_CONF_REG
    fields:
    - !Field
      name: STRETCH_PROTECT_NUM
      bit_offset: 0
      bit_width: 10
      description: reg_stretch_protect_num
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_EN
      bit_offset: 10
      bit_width: 1
      description: reg_slave_scl_stretch_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_CLR
      bit_offset: 11
      bit_width: 1
      description: reg_slave_scl_stretch_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_BYTE_ACK_CTL_EN
      bit_offset: 12
      bit_width: 1
      description: reg_slave_byte_ack_ctl_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_BYTE_ACK_LVL
      bit_offset: 13
      bit_width: 1
      description: reg_slave_byte_ack_lvl
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xf8
    size_bits: 32
    description: I2C_DATE_REG
    reset_value: 0x20070201
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: reg_date
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXFIFO_START_ADDR
    addr: 0x100
    size_bits: 32
    description: I2C_TXFIFO_START_ADDR_REG
    fields:
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: reg_txfifo_start_addr.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFIFO_START_ADDR
    addr: 0x180
    size_bits: 32
    description: I2C_RXFIFO_START_ADDR_REG
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 32
      description: reg_rxfifo_start_addr.
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMD0
    addr: 0x58
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x5c
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x60
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x64
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x68
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x6c
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x70
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x74
    size_bits: 32
    description: I2C_COMD%s_REG
    fields:
    - !Field
      name: COMMAND
      bit_offset: 0
      bit_width: 14
      description: reg_command
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND_DONE
      bit_offset: 31
      bit_width: 1
      description: reg_command_done
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S
  description: I2S (Inter-IC Sound) Controller
  base_addr: 0x6004b000
  size: 0x5c
  registers:
  - !Register
    name: INT_RAW
    addr: 0xc
    size_bits: 32
    description: I2S interrupt raw register, valid in level.
    fields:
    - !Field
      name: RX_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x10
    size_bits: 32
    description: I2S interrupt status register.
    fields:
    - !Field
      name: RX_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x14
    size_bits: 32
    description: I2S interrupt enable register.
    fields:
    - !Field
      name: RX_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x18
    size_bits: 32
    description: I2S interrupt clear register.
    fields:
    - !Field
      name: RX_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the i2s_rx_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the i2s_tx_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the i2s_rx_hung_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the i2s_tx_hung_int interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_CONF
    addr: 0x20
    size_bits: 32
    description: I2S RX configure register
    reset_value: 0x9600
    fields:
    - !Field
      name: RX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset receiver
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset Rx AFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_START
      bit_offset: 2
      bit_width: 1
      description: Set this bit to start receiving data
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SLAVE_MOD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable slave receiver mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable receiver  in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BIG_ENDIAN
      bit_offset: 7
      bit_width: 1
      description: 'I2S Rx byte endian, 1: low addr value to high addr. 0: low addr
        with low addr value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_UPDATE
      bit_offset: 8
      bit_width: 1
      description: Set 1 to update I2S RX registers from APB clock domain to I2S RX
        clock domain. This bit will be cleared by hardware after update register done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO_FST_VLD
      bit_offset: 9
      bit_width: 1
      description: '1: The first channel data value is valid in I2S RX mono mode.   0:
        The second channel data value is valid in I2S RX mono mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_CONF
      bit_offset: 10
      bit_width: 2
      description: 'I2S RX compress/decompress configuration bit. & 0 (atol): A-Law
        decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou)
        : u-Law compress. &'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_BYPASS
      bit_offset: 12
      bit_width: 1
      description: Set this bit to bypass Compress/Decompress module for received
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_STOP_MODE
      bit_offset: 13
      bit_width: 2
      description: '0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop
        when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start
        is 0 or RX FIFO is full.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LEFT_ALIGN
      bit_offset: 15
      bit_width: 1
      description: '1: I2S RX left alignment mode. 0: I2S RX right alignment mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_24_FILL_EN
      bit_offset: 16
      bit_width: 1
      description: '1: store 24 channel bits to 32 bits. 0:store 24 channel bits to
        24 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IDLE_POL
      bit_offset: 17
      bit_width: 1
      description: '0: WS should be 0 when receiving left channel data, and WS is
        1in right channel.  1: WS should be 1 when receiving left channel data, and
        WS is 0in right channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BIT_ORDER
      bit_offset: 18
      bit_width: 1
      description: I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big
        endian, the MSB is received first.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_EN
      bit_offset: 19
      bit_width: 1
      description: '1: Enable I2S TDM Rx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PDM_EN
      bit_offset: 20
      bit_width: 1
      description: '1: Enable I2S PDM Rx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CONF
    addr: 0x24
    size_bits: 32
    description: I2S TX configure register
    reset_value: 0xb200
    fields:
    - !Field
      name: TX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset transmitter
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_FIFO_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset Tx AFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START
      bit_offset: 2
      bit_width: 1
      description: Set this bit to start transmitting data
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SLAVE_MOD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable slave transmitter mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable transmitter in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHAN_EQUAL
      bit_offset: 6
      bit_width: 1
      description: '1: The value of Left channel data is equal to the value of right
        channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid
        channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select
        mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BIG_ENDIAN
      bit_offset: 7
      bit_width: 1
      description: 'I2S Tx byte endian, 1: low addr value to high addr.  0: low addr
        with low addr value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_UPDATE
      bit_offset: 8
      bit_width: 1
      description: Set 1 to update I2S TX registers from APB clock domain to I2S TX
        clock domain. This bit will be cleared by hardware after update register done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO_FST_VLD
      bit_offset: 9
      bit_width: 1
      description: '1: The first channel data value is valid in I2S TX mono mode.   0:
        The second channel data value is valid in I2S TX mono mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_CONF
      bit_offset: 10
      bit_width: 2
      description: 'I2S TX compress/decompress configuration bit. & 0 (atol): A-Law
        decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou)
        : u-Law compress. &'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_BYPASS
      bit_offset: 12
      bit_width: 1
      description: Set this bit to bypass  Compress/Decompress module for transmitted
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_EN
      bit_offset: 13
      bit_width: 1
      description: Set this bit to stop disable output BCK signal and WS signal when
        tx FIFO is emtpy
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LEFT_ALIGN
      bit_offset: 15
      bit_width: 1
      description: '1: I2S TX left alignment mode. 0: I2S TX right alignment mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_24_FILL_EN
      bit_offset: 16
      bit_width: 1
      description: '1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24
        channel bits mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IDLE_POL
      bit_offset: 17
      bit_width: 1
      description: '0: WS should be 0 when sending left channel data, and WS is 1in
        right channel.  1: WS should be 1 when sending left channel data, and WS is
        0in right channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BIT_ORDER
      bit_offset: 18
      bit_width: 1
      description: I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big
        endian, the MSB is sent first.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_EN
      bit_offset: 19
      bit_width: 1
      description: '1: Enable I2S TDM Tx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_EN
      bit_offset: 20
      bit_width: 1
      description: '1: Enable I2S PDM Tx mode . 0: Disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHAN_MOD
      bit_offset: 24
      bit_width: 3
      description: I2S transmitter channel mode configuration bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_LOOPBACK
      bit_offset: 27
      bit_width: 1
      description: Enable signal loop back mode with transmitter module and receiver
        module sharing the same WS and BCK signals.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CONF1
    addr: 0x28
    size_bits: 32
    description: I2S RX configure register 1
    reset_value: 0x2f3de300
    fields:
    - !Field
      name: RX_TDM_WS_WIDTH
      bit_offset: 0
      bit_width: 7
      description: The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0]
        +1) * T_bck
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_DIV_NUM
      bit_offset: 7
      bit_width: 6
      description: Bit clock configuration bits in receiver mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BITS_MOD
      bit_offset: 13
      bit_width: 5
      description: 'Set the bits to configure the valid data bit length of I2S receiver
        channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid
        channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode.
        31:all the valid channel data is in 32-bit-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HALF_SAMPLE_BITS
      bit_offset: 18
      bit_width: 6
      description: I2S Rx half sample bits -1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN_BITS
      bit_offset: 24
      bit_width: 5
      description: The Rx bit number for each channel minus 1in TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_SHIFT
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable receiver in Phillips standard mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CONF1
    addr: 0x2c
    size_bits: 32
    description: I2S TX configure register 1
    reset_value: 0x6f3de300
    fields:
    - !Field
      name: TX_TDM_WS_WIDTH
      bit_offset: 0
      bit_width: 7
      description: The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0]
        +1) * T_bck
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_DIV_NUM
      bit_offset: 7
      bit_width: 6
      description: Bit clock configuration bits in transmitter mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BITS_MOD
      bit_offset: 13
      bit_width: 5
      description: 'Set the bits to configure the valid data bit length of I2S transmitter
        channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid
        channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode.
        31:all the valid channel data is in 32-bit-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HALF_SAMPLE_BITS
      bit_offset: 18
      bit_width: 6
      description: I2S Tx half sample bits -1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN_BITS
      bit_offset: 24
      bit_width: 5
      description: The Tx bit number for each channel minus 1in TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_SHIFT
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable transmitter in Phillips standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_NO_DLY
      bit_offset: 30
      bit_width: 1
      description: '1: BCK is not delayed to generate pos/neg edge in master mode.
        0: BCK is delayed to generate pos/neg edge in master mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CLKM_CONF
    addr: 0x30
    size_bits: 32
    description: I2S RX clock configure register
    reset_value: 0x2
    fields:
    - !Field
      name: RX_CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral I2S clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: I2S Rx module clock enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160.
        3: I2S_MCLK_in.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCLK_SEL
      bit_offset: 29
      bit_width: 1
      description: '0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module
        clock as I2S_MCLK_OUT.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CLKM_CONF
    addr: 0x34
    size_bits: 32
    description: I2S TX clock configure register
    reset_value: 0x2
    fields:
    - !Field
      name: TX_CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: 'Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a).
        There will be (a-b) * n-div and b * (n+1)-div.  So the average combination
        will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2,
        z * [n-div + x * (n+1)-div] + y * (n+1)-div.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: I2S Tx module clock enable signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLK_SEL
      bit_offset: 27
      bit_width: 2
      description: 'Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2:
        CLK160. 3: I2S_MCLK_in.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable clk gate
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CLKM_DIV_CONF
    addr: 0x38
    size_bits: 32
    description: I2S RX module clock divider configure register
    reset_value: 0x200
    fields:
    - !Field
      name: RX_CLKM_DIV_Z
      bit_offset: 0
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2,
        the value of I2S_RX_CLKM_DIV_Z is (a-b).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLKM_DIV_Y
      bit_offset: 9
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b >
        a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b)).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLKM_DIV_X
      bit_offset: 18
      bit_width: 9
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For
        b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CLKM_DIV_YN1
      bit_offset: 27
      bit_width: 1
      description: For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2,
        the value of I2S_RX_CLKM_DIV_YN1 is 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CLKM_DIV_CONF
    addr: 0x3c
    size_bits: 32
    description: I2S TX module clock divider configure register
    reset_value: 0x200
    fields:
    - !Field
      name: TX_CLKM_DIV_Z
      bit_offset: 0
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2,
        the value of I2S_TX_CLKM_DIV_Z is (a-b).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLKM_DIV_Y
      bit_offset: 9
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b >
        a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b)).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLKM_DIV_X
      bit_offset: 18
      bit_width: 9
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For
        b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CLKM_DIV_YN1
      bit_offset: 27
      bit_width: 1
      description: For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2,
        the value of I2S_TX_CLKM_DIV_YN1 is 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_PCM2PDM_CONF
    addr: 0x40
    size_bits: 32
    description: I2S TX PCM2PDM configuration register
    reset_value: 0x4aa004
    fields:
    - !Field
      name: TX_PDM_HP_BYPASS
      bit_offset: 0
      bit_width: 1
      description: I2S TX PDM bypass hp filter or not. The option has been removed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_OSR2
      bit_offset: 1
      bit_width: 4
      description: I2S TX PDM OSR2 value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_PRESCALE
      bit_offset: 5
      bit_width: 8
      description: I2S TX PDM prescale for sigmadelta
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_HP_IN_SHIFT
      bit_offset: 13
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_LP_IN_SHIFT
      bit_offset: 15
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SINC_IN_SHIFT
      bit_offset: 17
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_IN_SHIFT
      bit_offset: 19
      bit_width: 2
      description: 'I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 ,
        3: x4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_DITHER2
      bit_offset: 21
      bit_width: 1
      description: I2S TX PDM sigmadelta dither2 value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_SIGMADELTA_DITHER
      bit_offset: 22
      bit_width: 1
      description: I2S TX PDM sigmadelta dither value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_DAC_2OUT_EN
      bit_offset: 23
      bit_width: 1
      description: I2S TX PDM dac mode enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_DAC_MODE_EN
      bit_offset: 24
      bit_width: 1
      description: I2S TX PDM dac 2channel enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCM2PDM_CONV_EN
      bit_offset: 25
      bit_width: 1
      description: I2S TX PDM Converter enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_PCM2PDM_CONF1
    addr: 0x44
    size_bits: 32
    description: I2S TX PCM2PDM configuration register
    reset_value: 0x3f783c0
    fields:
    - !Field
      name: TX_PDM_FP
      bit_offset: 0
      bit_width: 10
      description: I2S TX PDM Fp
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PDM_FS
      bit_offset: 10
      bit_width: 10
      description: I2S TX PDM Fs
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IIR_HP_MULT12_5
      bit_offset: 20
      bit_width: 3
      description: The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 +
        I2S_TX_IIR_HP_MULT12_5[2:0])
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IIR_HP_MULT12_0
      bit_offset: 23
      bit_width: 3
      description: The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 +
        I2S_TX_IIR_HP_MULT12_0[2:0])
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_TDM_CTRL
    addr: 0x50
    size_bits: 32
    description: I2S TX TDM mode control register
    reset_value: 0xffff
    fields:
    - !Field
      name: RX_TDM_PDM_CHAN0_EN
      bit_offset: 0
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 0.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN1_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 1.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN2_EN
      bit_offset: 2
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 2.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN3_EN
      bit_offset: 3
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 3.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN4_EN
      bit_offset: 4
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 4.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN5_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 5.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN6_EN
      bit_offset: 6
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 6.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_PDM_CHAN7_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM or PDM channel 7.
        0:  Disable, just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN8_EN
      bit_offset: 8
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN9_EN
      bit_offset: 9
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN10_EN
      bit_offset: 10
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN11_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN12_EN
      bit_offset: 12
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN13_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN14_EN
      bit_offset: 14
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_CHAN15_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable,
        just input 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TDM_TOT_CHAN_NUM
      bit_offset: 16
      bit_width: 4
      description: The total channel number of I2S TX TDM mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_TDM_CTRL
    addr: 0x54
    size_bits: 32
    description: I2S TX TDM mode control register
    reset_value: 0xffff
    fields:
    - !Field
      name: TX_TDM_CHAN0_EN
      bit_offset: 0
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN1_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN2_EN
      bit_offset: 2
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN3_EN
      bit_offset: 3
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN4_EN
      bit_offset: 4
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN5_EN
      bit_offset: 5
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN6_EN
      bit_offset: 6
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN7_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN8_EN
      bit_offset: 8
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN9_EN
      bit_offset: 9
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN10_EN
      bit_offset: 10
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN11_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN12_EN
      bit_offset: 12
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN13_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN14_EN
      bit_offset: 14
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_CHAN15_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable,
        just output 0 in this channel.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_TOT_CHAN_NUM
      bit_offset: 16
      bit_width: 4
      description: The total channel number of I2S TX TDM mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_TDM_SKIP_MSK_EN
      bit_offset: 20
      bit_width: 1
      description: When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM
        + 1)  channels, and only the data of the enabled channels is sent, then this
        bit should be set. Clear it when all the data stored in DMA TX buffer is for
        enabled channels.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_TIMING
    addr: 0x58
    size_bits: 32
    description: I2S RX timing control register
    fields:
    - !Field
      name: RX_SD_IN_DM
      bit_offset: 0
      bit_width: 2
      description: 'The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_OUT_DM
      bit_offset: 16
      bit_width: 2
      description: 'The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_OUT_DM
      bit_offset: 20
      bit_width: 2
      description: 'The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IN_DM
      bit_offset: 24
      bit_width: 2
      description: 'The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_IN_DM
      bit_offset: 28
      bit_width: 2
      description: 'The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_TIMING
    addr: 0x5c
    size_bits: 32
    description: I2S TX timing control register
    fields:
    - !Field
      name: TX_SD_OUT_DM
      bit_offset: 0
      bit_width: 2
      description: 'The delay mode of I2S TX SD output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SD1_OUT_DM
      bit_offset: 4
      bit_width: 2
      description: 'The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_OUT_DM
      bit_offset: 16
      bit_width: 2
      description: 'The delay mode of I2S TX WS output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_OUT_DM
      bit_offset: 20
      bit_width: 2
      description: 'The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IN_DM
      bit_offset: 24
      bit_width: 2
      description: 'The delay mode of I2S TX WS input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_IN_DM
      bit_offset: 28
      bit_width: 2
      description: 'The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay
        by pos edge.  2: delay by neg edge. 3: not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_HUNG_CONF
    addr: 0x60
    size_bits: 32
    description: I2S HUNG configure register.
    reset_value: 0x810
    fields:
    - !Field
      name: LC_FIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt
        will be triggered when fifo hung counter is equal to this value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: The bits are used to scale tick counter threshold. The tick counter
        is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for FIFO timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXEOF_NUM
    addr: 0x64
    size_bits: 32
    description: I2S RX data number control register.
    reset_value: 0x40
    fields:
    - !Field
      name: RX_EOF_NUM
      bit_offset: 0
      bit_width: 12
      description: The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0]
        + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_SIGLE_DATA
    addr: 0x68
    size_bits: 32
    description: I2S signal data register
    fields:
    - !Field
      name: SINGLE_DATA
      bit_offset: 0
      bit_width: 32
      description: The configured constant channel data to be sent out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x6c
    size_bits: 32
    description: I2S TX status register
    reset_value: 0x1
    fields:
    - !Field
      name: TX_IDLE
      bit_offset: 0
      bit_width: 1
      description: '1: i2s_tx is idle state. 0: i2s_tx is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x80
    size_bits: 32
    description: Version control register
    reset_value: 0x2007220
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: I2S version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: INTERRUPT_CORE0
  description: Interrupt Core
  base_addr: 0x600c2000
  size: 0x19c
  registers:
  - !Register
    name: MAC_INTR_MAP
    addr: 0x0
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: MAC_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: core0_mac_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_NMI_MAP
    addr: 0x4
    size_bits: 32
    description: mac nmi_intr map register
    fields:
    - !Field
      name: MAC_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_mac_nmi_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWR_INTR_MAP
    addr: 0x8
    size_bits: 32
    description: pwr intr map register
    fields:
    - !Field
      name: PWR_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_pwr_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: BB_INT_MAP
    addr: 0xc
    size_bits: 32
    description: bb intr map register
    fields:
    - !Field
      name: BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_bb_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_MAC_INT_MAP
    addr: 0x10
    size_bits: 32
    description: bt intr map register
    fields:
    - !Field
      name: BT_MAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_bt_mac_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_BB_INT_MAP
    addr: 0x14
    size_bits: 32
    description: bb_bt intr map register
    fields:
    - !Field
      name: BT_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_bt_bb_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_BB_NMI_MAP
    addr: 0x18
    size_bits: 32
    description: bb_bt_nmi intr map register
    fields:
    - !Field
      name: BT_BB_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_bt_bb_nmi_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBT_IRQ_MAP
    addr: 0x1c
    size_bits: 32
    description: rwbt intr map register
    fields:
    - !Field
      name: RWBT_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rwbt_irq_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBLE_IRQ_MAP
    addr: 0x20
    size_bits: 32
    description: rwble intr map register
    fields:
    - !Field
      name: RWBLE_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rwble_irq_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBT_NMI_MAP
    addr: 0x24
    size_bits: 32
    description: rwbt_nmi intr map register
    fields:
    - !Field
      name: RWBT_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rwbt_nmi_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RWBLE_NMI_MAP
    addr: 0x28
    size_bits: 32
    description: rwble_nmi intr map register
    fields:
    - !Field
      name: RWBLE_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rwble_nmi_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_MST_INT_MAP
    addr: 0x2c
    size_bits: 32
    description: i2c intr map register
    fields:
    - !Field
      name: I2C_MST_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_i2c_mst_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC0_INTR_MAP
    addr: 0x30
    size_bits: 32
    description: slc0 intr map register
    fields:
    - !Field
      name: SLC0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_slc0_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC1_INTR_MAP
    addr: 0x34
    size_bits: 32
    description: slc1 intr map register
    fields:
    - !Field
      name: SLC1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_slc1_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_CTRL_INTR_MAP
    addr: 0x38
    size_bits: 32
    description: apb_ctrl intr map register
    fields:
    - !Field
      name: APB_CTRL_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_apb_ctrl_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: UHCI0_INTR_MAP
    addr: 0x3c
    size_bits: 32
    description: uchi0 intr map register
    fields:
    - !Field
      name: UHCI0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_uhci0_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_PRO_MAP
    addr: 0x40
    size_bits: 32
    description: gpio intr map register
    fields:
    - !Field
      name: GPIO_INTERRUPT_PRO_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_gpio_interrupt_pro_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_INTERRUPT_PRO_NMI_MAP
    addr: 0x44
    size_bits: 32
    description: gpio_pro intr map register
    fields:
    - !Field
      name: GPIO_INTERRUPT_PRO_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_gpio_interrupt_pro_nmi_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_1_MAP
    addr: 0x48
    size_bits: 32
    description: gpio_pro_nmi intr map register
    fields:
    - !Field
      name: SPI_INTR_1_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_spi_intr_1_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_INTR_2_MAP
    addr: 0x4c
    size_bits: 32
    description: spi1 intr map register
    fields:
    - !Field
      name: SPI_INTR_2_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_spi_intr_2_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S1_INT_MAP
    addr: 0x50
    size_bits: 32
    description: spi2 intr map register
    fields:
    - !Field
      name: I2S1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_i2s1_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_INTR_MAP
    addr: 0x54
    size_bits: 32
    description: i2s1 intr map register
    fields:
    - !Field
      name: UART_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_uart_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART1_INTR_MAP
    addr: 0x58
    size_bits: 32
    description: uart1 intr map register
    fields:
    - !Field
      name: UART1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_uart1_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: LEDC_INT_MAP
    addr: 0x5c
    size_bits: 32
    description: ledc intr map register
    fields:
    - !Field
      name: LEDC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_ledc_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: EFUSE_INT_MAP
    addr: 0x60
    size_bits: 32
    description: efuse intr map register
    fields:
    - !Field
      name: EFUSE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_efuse_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAN_INT_MAP
    addr: 0x64
    size_bits: 32
    description: can intr map register
    fields:
    - !Field
      name: CAN_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_can_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB_INTR_MAP
    addr: 0x68
    size_bits: 32
    description: usb intr map register
    fields:
    - !Field
      name: USB_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_usb_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CORE_INTR_MAP
    addr: 0x6c
    size_bits: 32
    description: rtc intr map register
    fields:
    - !Field
      name: RTC_CORE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rtc_core_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RMT_INTR_MAP
    addr: 0x70
    size_bits: 32
    description: rmt intr map register
    fields:
    - !Field
      name: RMT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rmt_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2C_EXT0_INTR_MAP
    addr: 0x74
    size_bits: 32
    description: i2c intr map register
    fields:
    - !Field
      name: I2C_EXT0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_i2c_ext0_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT1_MAP
    addr: 0x78
    size_bits: 32
    description: timer1 intr map register
    fields:
    - !Field
      name: TIMER_INT1_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_timer_int1_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER_INT2_MAP
    addr: 0x7c
    size_bits: 32
    description: timer2 intr map register
    fields:
    - !Field
      name: TIMER_INT2_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_timer_int2_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_T0_INT_MAP
    addr: 0x80
    size_bits: 32
    description: tg to intr map register
    fields:
    - !Field
      name: TG_T0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_tg_t0_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG_WDT_INT_MAP
    addr: 0x84
    size_bits: 32
    description: tg wdt intr map register
    fields:
    - !Field
      name: TG_WDT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_tg_wdt_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_T0_INT_MAP
    addr: 0x88
    size_bits: 32
    description: tg1 to intr map register
    fields:
    - !Field
      name: TG1_T0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_tg1_t0_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: TG1_WDT_INT_MAP
    addr: 0x8c
    size_bits: 32
    description: tg1 wdt intr map register
    fields:
    - !Field
      name: TG1_WDT_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_tg1_wdt_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_IA_INT_MAP
    addr: 0x90
    size_bits: 32
    description: cache ia intr map register
    fields:
    - !Field
      name: CACHE_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_cache_ia_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET0_INT_MAP
    addr: 0x94
    size_bits: 32
    description: systimer intr map register
    fields:
    - !Field
      name: SYSTIMER_TARGET0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_systimer_target0_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET1_INT_MAP
    addr: 0x98
    size_bits: 32
    description: systimer target1 intr map register
    fields:
    - !Field
      name: SYSTIMER_TARGET1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_systimer_target1_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSTIMER_TARGET2_INT_MAP
    addr: 0x9c
    size_bits: 32
    description: systimer target2 intr map register
    fields:
    - !Field
      name: SYSTIMER_TARGET2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_systimer_target2_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_MEM_REJECT_INTR_MAP
    addr: 0xa0
    size_bits: 32
    description: spi mem reject intr map register
    fields:
    - !Field
      name: SPI_MEM_REJECT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_spi_mem_reject_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_PRELOAD_INT_MAP
    addr: 0xa4
    size_bits: 32
    description: icache perload intr map register
    fields:
    - !Field
      name: ICACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_icache_preload_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICACHE_SYNC_INT_MAP
    addr: 0xa8
    size_bits: 32
    description: icache sync intr map register
    fields:
    - !Field
      name: ICACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_icache_sync_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_ADC_INT_MAP
    addr: 0xac
    size_bits: 32
    description: adc intr map register
    fields:
    - !Field
      name: APB_ADC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_apb_adc_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CH0_INT_MAP
    addr: 0xb0
    size_bits: 32
    description: dma ch0 intr map register
    fields:
    - !Field
      name: DMA_CH0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_dma_ch0_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CH1_INT_MAP
    addr: 0xb4
    size_bits: 32
    description: dma ch1 intr map register
    fields:
    - !Field
      name: DMA_CH1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_dma_ch1_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CH2_INT_MAP
    addr: 0xb8
    size_bits: 32
    description: dma ch2 intr map register
    fields:
    - !Field
      name: DMA_CH2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_dma_ch2_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSA_INT_MAP
    addr: 0xbc
    size_bits: 32
    description: rsa intr map register
    fields:
    - !Field
      name: RSA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_rsa_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: AES_INT_MAP
    addr: 0xc0
    size_bits: 32
    description: aes intr map register
    fields:
    - !Field
      name: AES_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_aes_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHA_INT_MAP
    addr: 0xc4
    size_bits: 32
    description: sha intr map register
    fields:
    - !Field
      name: SHA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_sha_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0_MAP
    addr: 0xc8
    size_bits: 32
    description: cpu from cpu 0 intr map register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_cpu_intr_from_cpu_0_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1_MAP
    addr: 0xcc
    size_bits: 32
    description: cpu from cpu 0 intr map register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_cpu_intr_from_cpu_1_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2_MAP
    addr: 0xd0
    size_bits: 32
    description: cpu from cpu 1 intr map register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_cpu_intr_from_cpu_2_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3_MAP
    addr: 0xd4
    size_bits: 32
    description: cpu from cpu 3 intr map register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_cpu_intr_from_cpu_3_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: ASSIST_DEBUG_INTR_MAP
    addr: 0xd8
    size_bits: 32
    description: assist debug intr map register
    fields:
    - !Field
      name: ASSIST_DEBUG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_assist_debug_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0xdc
    size_bits: 32
    description: dma pms violatile intr map register
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_dma_apbperi_pms_monitor_violate_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0xe0
    size_bits: 32
    description: iram0 pms violatile intr map register
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_core_0_iram0_pms_monitor_violate_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0xe4
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_core_0_dram0_pms_monitor_violate_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
    addr: 0xe8
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_core_0_pif_pms_monitor_violate_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
    addr: 0xec
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_core_0_pif_pms_monitor_violate_size_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_PMS_VIOLATE_INTR_MAP
    addr: 0xf0
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: BACKUP_PMS_VIOLATE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_backup_pms_violate_intr_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CORE0_ACS_INT_MAP
    addr: 0xf4
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CACHE_CORE0_ACS_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: reg_core0_cache_core0_acs_int_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTR_STATUS_REG_0
    addr: 0xf8
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: INTR_STATUS_0
      bit_offset: 0
      bit_width: 32
      description: reg_core0_intr_status_0
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_STATUS_REG_1
    addr: 0xfc
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: INTR_STATUS_1
      bit_offset: 0
      bit_width: 32
      description: reg_core0_intr_status_1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x100
    size_bits: 32
    description: mac intr map register
    reset_value: 0x1
    fields:
    - !Field
      name: REG_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: reg_core0_reg_clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_ENABLE
    addr: 0x104
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_INT_ENABLE
      bit_offset: 0
      bit_width: 32
      description: reg_core0_cpu_int_enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_TYPE
    addr: 0x108
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_INT_TYPE
      bit_offset: 0
      bit_width: 32
      description: reg_core0_cpu_int_type
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_CLEAR
    addr: 0x10c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_INT_CLEAR
      bit_offset: 0
      bit_width: 32
      description: reg_core0_cpu_int_clear
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_EIP_STATUS
    addr: 0x110
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_INT_EIP_STATUS
      bit_offset: 0
      bit_width: 32
      description: reg_core0_cpu_int_eip_status
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPU_INT_PRI_0
    addr: 0x114
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_0_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_0_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_1
    addr: 0x118
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_1_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_1_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_2
    addr: 0x11c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_2_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_2_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_3
    addr: 0x120
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_3_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_3_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_4
    addr: 0x124
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_4_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_4_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_5
    addr: 0x128
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_5_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_5_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_6
    addr: 0x12c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_6_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_6_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_7
    addr: 0x130
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_7_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_7_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_8
    addr: 0x134
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_8_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_8_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_9
    addr: 0x138
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_9_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_9_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_10
    addr: 0x13c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_10_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_10_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_11
    addr: 0x140
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_11_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_11_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_12
    addr: 0x144
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_12_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_12_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_13
    addr: 0x148
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_13_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_13_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_14
    addr: 0x14c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_14_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_14_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_15
    addr: 0x150
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_15_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_15_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_16
    addr: 0x154
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_16_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_16_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_17
    addr: 0x158
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_17_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_17_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_18
    addr: 0x15c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_18_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_18_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_19
    addr: 0x160
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_19_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_19_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_20
    addr: 0x164
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_20_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_20_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_21
    addr: 0x168
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_21_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_21_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_22
    addr: 0x16c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_22_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_22_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_23
    addr: 0x170
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_23_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_23_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_24
    addr: 0x174
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_24_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_24_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_25
    addr: 0x178
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_25_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_25_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_26
    addr: 0x17c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_26_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_26_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_27
    addr: 0x180
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_27_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_27_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_28
    addr: 0x184
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_28_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_28_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_29
    addr: 0x188
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_29_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_29_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_30
    addr: 0x18c
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_30_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_30_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_PRI_31
    addr: 0x190
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_PRI_31_MAP
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_pri_31_map
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INT_THRESH
    addr: 0x194
    size_bits: 32
    description: mac intr map register
    fields:
    - !Field
      name: CPU_INT_THRESH
      bit_offset: 0
      bit_width: 4
      description: reg_core0_cpu_int_thresh
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERRUPT_REG_DATE
    addr: 0x7fc
    size_bits: 32
    description: mac intr map register
    reset_value: 0x2007210
    fields:
    - !Field
      name: INTERRUPT_REG_DATE
      bit_offset: 0
      bit_width: 28
      description: reg_core0_interrupt_reg_date
      read_allowed: true
      write_allowed: true
- !Module
  name: IO_MUX
  description: Input/Output Multiplexer
  base_addr: 0x60009000
  size: 0x60
  registers:
  - !Register
    name: PIN_CTRL
    addr: 0x0
    size_bits: 32
    description: Clock Output Configuration Register
    reset_value: 0x7ff
    fields:
    - !Field
      name: CLK_OUT1
      bit_offset: 0
      bit_width: 4
      description: If you want to output clock for I2S to CLK_OUT_out1, set this register
        to 0x0. CLK_OUT_out1 can be found in peripheral output signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_OUT2
      bit_offset: 4
      bit_width: 4
      description: If you want to output clock for I2S to CLK_OUT_out2, set this register
        to 0x0. CLK_OUT_out2 can be found in peripheral output signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_OUT3
      bit_offset: 8
      bit_width: 4
      description: If you want to output clock for I2S to CLK_OUT_out3, set this register
        to 0x0. CLK_OUT_out3 can be found in peripheral output signals.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: IO MUX Version Control Register
    reset_value: 0x2006050
    fields:
    - !Field
      name: REG_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO0
    addr: 0x4
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO1
    addr: 0x8
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO2
    addr: 0xc
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO3
    addr: 0x10
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO4
    addr: 0x14
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO5
    addr: 0x18
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO6
    addr: 0x1c
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO7
    addr: 0x20
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO8
    addr: 0x24
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO9
    addr: 0x28
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO10
    addr: 0x2c
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO11
    addr: 0x30
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO12
    addr: 0x34
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO13
    addr: 0x38
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO14
    addr: 0x3c
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO15
    addr: 0x40
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO16
    addr: 0x44
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO17
    addr: 0x48
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO18
    addr: 0x4c
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO19
    addr: 0x50
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO20
    addr: 0x54
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO21
    addr: 0x58
    size_bits: 32
    description: IO MUX Configure Register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: output enabled; 0:
        output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in pad
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: internal pull-down
        enabled; 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: internal pull-up
        enabled; 0: internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: input enabled; 0:
        input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled; 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: input enabled; 0: input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA;
        3: ~40mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1;
        1: Select Function 2; etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled; 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
- !Module
  name: LEDC
  description: LED Control PWM (Pulse Width Modulation)
  base_addr: 0x60019000
  size: 0xb0
  registers:
  - !Register
    name: LSCH0_CONF0
    addr: 0x0
    size_bits: 32
    description: LEDC_LSCH0_CONF0.
    fields:
    - !Field
      name: TIMER_SEL_LSCH0
      bit_offset: 0
      bit_width: 2
      description: reg_timer_sel_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH0
      bit_offset: 2
      bit_width: 1
      description: reg_sig_out_en_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH0
      bit_offset: 3
      bit_width: 1
      description: reg_idle_lv_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH0
      bit_offset: 4
      bit_width: 1
      description: reg_para_up_lsch0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_LSCH0
      bit_offset: 5
      bit_width: 10
      description: reg_ovf_num_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_LSCH0
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_en_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_LSCH0
      bit_offset: 16
      bit_width: 1
      description: reg_ovf_cnt_reset_lsch0.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSCH0_HPOINT
    addr: 0x4
    size_bits: 32
    description: LEDC_LSCH0_HPOINT.
    fields:
    - !Field
      name: HPOINT_LSCH0
      bit_offset: 0
      bit_width: 14
      description: reg_hpoint_lsch0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH0_DUTY
    addr: 0x8
    size_bits: 32
    description: LEDC_LSCH0_DUTY.
    fields:
    - !Field
      name: DUTY_LSCH0
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH0_CONF1
    addr: 0xc
    size_bits: 32
    description: LEDC_LSCH0_CONF1.
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH0
      bit_offset: 0
      bit_width: 10
      description: reg_duty_scale_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH0
      bit_offset: 10
      bit_width: 10
      description: reg_duty_cycle_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH0
      bit_offset: 20
      bit_width: 10
      description: reg_duty_num_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH0
      bit_offset: 30
      bit_width: 1
      description: reg_duty_inc_lsch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH0
      bit_offset: 31
      bit_width: 1
      description: reg_duty_start_lsch0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH0_DUTY_R
    addr: 0x10
    size_bits: 32
    description: LEDC_LSCH0_DUTY_R.
    fields:
    - !Field
      name: DUTY_LSCH0_R
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch0_r.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH1_CONF0
    addr: 0x14
    size_bits: 32
    description: LEDC_LSCH1_CONF0.
    fields:
    - !Field
      name: TIMER_SEL_LSCH1
      bit_offset: 0
      bit_width: 2
      description: reg_timer_sel_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH1
      bit_offset: 2
      bit_width: 1
      description: reg_sig_out_en_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH1
      bit_offset: 3
      bit_width: 1
      description: reg_idle_lv_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH1
      bit_offset: 4
      bit_width: 1
      description: reg_para_up_lsch1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_LSCH1
      bit_offset: 5
      bit_width: 10
      description: reg_ovf_num_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_LSCH1
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_en_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_LSCH1
      bit_offset: 16
      bit_width: 1
      description: reg_ovf_cnt_reset_lsch1.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSCH1_HPOINT
    addr: 0x18
    size_bits: 32
    description: LEDC_LSCH1_HPOINT.
    fields:
    - !Field
      name: HPOINT_LSCH1
      bit_offset: 0
      bit_width: 14
      description: reg_hpoint_lsch1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH1_DUTY
    addr: 0x1c
    size_bits: 32
    description: LEDC_LSCH1_DUTY.
    fields:
    - !Field
      name: DUTY_LSCH1
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH1_CONF1
    addr: 0x20
    size_bits: 32
    description: LEDC_LSCH1_CONF1.
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH1
      bit_offset: 0
      bit_width: 10
      description: reg_duty_scale_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH1
      bit_offset: 10
      bit_width: 10
      description: reg_duty_cycle_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH1
      bit_offset: 20
      bit_width: 10
      description: reg_duty_num_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH1
      bit_offset: 30
      bit_width: 1
      description: reg_duty_inc_lsch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH1
      bit_offset: 31
      bit_width: 1
      description: reg_duty_start_lsch1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH1_DUTY_R
    addr: 0x24
    size_bits: 32
    description: LEDC_LSCH1_DUTY_R.
    fields:
    - !Field
      name: DUTY_LSCH1_R
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch1_r.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH2_CONF0
    addr: 0x28
    size_bits: 32
    description: LEDC_LSCH2_CONF0.
    fields:
    - !Field
      name: TIMER_SEL_LSCH2
      bit_offset: 0
      bit_width: 2
      description: reg_timer_sel_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH2
      bit_offset: 2
      bit_width: 1
      description: reg_sig_out_en_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH2
      bit_offset: 3
      bit_width: 1
      description: reg_idle_lv_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH2
      bit_offset: 4
      bit_width: 1
      description: reg_para_up_lsch2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_LSCH2
      bit_offset: 5
      bit_width: 10
      description: reg_ovf_num_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_LSCH2
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_en_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_LSCH2
      bit_offset: 16
      bit_width: 1
      description: reg_ovf_cnt_reset_lsch2.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSCH2_HPOINT
    addr: 0x2c
    size_bits: 32
    description: LEDC_LSCH2_HPOINT.
    fields:
    - !Field
      name: HPOINT_LSCH2
      bit_offset: 0
      bit_width: 14
      description: reg_hpoint_lsch2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH2_DUTY
    addr: 0x30
    size_bits: 32
    description: LEDC_LSCH2_DUTY.
    fields:
    - !Field
      name: DUTY_LSCH2
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH2_CONF1
    addr: 0x34
    size_bits: 32
    description: LEDC_LSCH2_CONF1.
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH2
      bit_offset: 0
      bit_width: 10
      description: reg_duty_scale_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH2
      bit_offset: 10
      bit_width: 10
      description: reg_duty_cycle_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH2
      bit_offset: 20
      bit_width: 10
      description: reg_duty_num_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH2
      bit_offset: 30
      bit_width: 1
      description: reg_duty_inc_lsch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH2
      bit_offset: 31
      bit_width: 1
      description: reg_duty_start_lsch2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH2_DUTY_R
    addr: 0x38
    size_bits: 32
    description: LEDC_LSCH2_DUTY_R.
    fields:
    - !Field
      name: DUTY_LSCH2_R
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch2_r.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH3_CONF0
    addr: 0x3c
    size_bits: 32
    description: LEDC_LSCH3_CONF0.
    fields:
    - !Field
      name: TIMER_SEL_LSCH3
      bit_offset: 0
      bit_width: 2
      description: reg_timer_sel_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH3
      bit_offset: 2
      bit_width: 1
      description: reg_sig_out_en_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH3
      bit_offset: 3
      bit_width: 1
      description: reg_idle_lv_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH3
      bit_offset: 4
      bit_width: 1
      description: reg_para_up_lsch3.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_LSCH3
      bit_offset: 5
      bit_width: 10
      description: reg_ovf_num_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_LSCH3
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_en_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_LSCH3
      bit_offset: 16
      bit_width: 1
      description: reg_ovf_cnt_reset_lsch3.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSCH3_HPOINT
    addr: 0x40
    size_bits: 32
    description: LEDC_LSCH3_HPOINT.
    fields:
    - !Field
      name: HPOINT_LSCH3
      bit_offset: 0
      bit_width: 14
      description: reg_hpoint_lsch3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH3_DUTY
    addr: 0x44
    size_bits: 32
    description: LEDC_LSCH3_DUTY.
    fields:
    - !Field
      name: DUTY_LSCH3
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH3_CONF1
    addr: 0x48
    size_bits: 32
    description: LEDC_LSCH3_CONF1.
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH3
      bit_offset: 0
      bit_width: 10
      description: reg_duty_scale_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH3
      bit_offset: 10
      bit_width: 10
      description: reg_duty_cycle_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH3
      bit_offset: 20
      bit_width: 10
      description: reg_duty_num_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH3
      bit_offset: 30
      bit_width: 1
      description: reg_duty_inc_lsch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH3
      bit_offset: 31
      bit_width: 1
      description: reg_duty_start_lsch3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH3_DUTY_R
    addr: 0x4c
    size_bits: 32
    description: LEDC_LSCH3_DUTY_R.
    fields:
    - !Field
      name: DUTY_LSCH3_R
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch3_r.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH4_CONF0
    addr: 0x50
    size_bits: 32
    description: LEDC_LSCH4_CONF0.
    fields:
    - !Field
      name: TIMER_SEL_LSCH4
      bit_offset: 0
      bit_width: 2
      description: reg_timer_sel_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH4
      bit_offset: 2
      bit_width: 1
      description: reg_sig_out_en_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH4
      bit_offset: 3
      bit_width: 1
      description: reg_idle_lv_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH4
      bit_offset: 4
      bit_width: 1
      description: reg_para_up_lsch4.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_LSCH4
      bit_offset: 5
      bit_width: 10
      description: reg_ovf_num_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_LSCH4
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_en_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_LSCH4
      bit_offset: 16
      bit_width: 1
      description: reg_ovf_cnt_reset_lsch4.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSCH4_HPOINT
    addr: 0x54
    size_bits: 32
    description: LEDC_LSCH4_HPOINT.
    fields:
    - !Field
      name: HPOINT_LSCH4
      bit_offset: 0
      bit_width: 14
      description: reg_hpoint_lsch4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH4_DUTY
    addr: 0x58
    size_bits: 32
    description: LEDC_LSCH4_DUTY.
    fields:
    - !Field
      name: DUTY_LSCH4
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH4_CONF1
    addr: 0x5c
    size_bits: 32
    description: LEDC_LSCH4_CONF1.
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH4
      bit_offset: 0
      bit_width: 10
      description: reg_duty_scale_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH4
      bit_offset: 10
      bit_width: 10
      description: reg_duty_cycle_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH4
      bit_offset: 20
      bit_width: 10
      description: reg_duty_num_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH4
      bit_offset: 30
      bit_width: 1
      description: reg_duty_inc_lsch4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH4
      bit_offset: 31
      bit_width: 1
      description: reg_duty_start_lsch4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH4_DUTY_R
    addr: 0x60
    size_bits: 32
    description: LEDC_LSCH4_DUTY_R.
    fields:
    - !Field
      name: DUTY_LSCH4_R
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch4_r.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSCH5_CONF0
    addr: 0x64
    size_bits: 32
    description: LEDC_LSCH5_CONF0.
    fields:
    - !Field
      name: TIMER_SEL_LSCH5
      bit_offset: 0
      bit_width: 2
      description: reg_timer_sel_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_LSCH5
      bit_offset: 2
      bit_width: 1
      description: reg_sig_out_en_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_LSCH5
      bit_offset: 3
      bit_width: 1
      description: reg_idle_lv_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_LSCH5
      bit_offset: 4
      bit_width: 1
      description: reg_para_up_lsch5.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_LSCH5
      bit_offset: 5
      bit_width: 10
      description: reg_ovf_num_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_LSCH5
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_en_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_LSCH5
      bit_offset: 16
      bit_width: 1
      description: reg_ovf_cnt_reset_lsch5.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSCH5_HPOINT
    addr: 0x68
    size_bits: 32
    description: LEDC_LSCH5_HPOINT.
    fields:
    - !Field
      name: HPOINT_LSCH5
      bit_offset: 0
      bit_width: 14
      description: reg_hpoint_lsch5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH5_DUTY
    addr: 0x6c
    size_bits: 32
    description: LEDC_LSCH5_DUTY.
    fields:
    - !Field
      name: DUTY_LSCH5
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH5_CONF1
    addr: 0x70
    size_bits: 32
    description: LEDC_LSCH5_CONF1.
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_LSCH5
      bit_offset: 0
      bit_width: 10
      description: reg_duty_scale_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_LSCH5
      bit_offset: 10
      bit_width: 10
      description: reg_duty_cycle_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_LSCH5
      bit_offset: 20
      bit_width: 10
      description: reg_duty_num_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_LSCH5
      bit_offset: 30
      bit_width: 1
      description: reg_duty_inc_lsch5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_LSCH5
      bit_offset: 31
      bit_width: 1
      description: reg_duty_start_lsch5.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LSCH5_DUTY_R
    addr: 0x74
    size_bits: 32
    description: LEDC_LSCH5_DUTY_R.
    fields:
    - !Field
      name: DUTY_LSCH5_R
      bit_offset: 0
      bit_width: 19
      description: reg_duty_lsch5_r.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER0_CONF
    addr: 0xa0
    size_bits: 32
    description: LEDC_LSTIMER0_CONF.
    reset_value: 0x800000
    fields:
    - !Field
      name: LSTIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: reg_lstimer0_duty_res.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_LSTIMER0
      bit_offset: 4
      bit_width: 18
      description: reg_clk_div_lstimer0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: reg_lstimer0_pause.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: reg_lstimer0_rst.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER0
      bit_offset: 24
      bit_width: 1
      description: reg_tick_sel_lstimer0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: reg_lstimer0_para_up.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSTIMER0_VALUE
    addr: 0xa4
    size_bits: 32
    description: LEDC_LSTIMER0_VALUE.
    fields:
    - !Field
      name: LSTIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: reg_lstimer0_cnt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER1_CONF
    addr: 0xa8
    size_bits: 32
    description: LEDC_LSTIMER1_CONF.
    reset_value: 0x800000
    fields:
    - !Field
      name: LSTIMER1_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: reg_lstimer1_duty_res.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_LSTIMER1
      bit_offset: 4
      bit_width: 18
      description: reg_clk_div_lstimer1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_PAUSE
      bit_offset: 22
      bit_width: 1
      description: reg_lstimer1_pause.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_RST
      bit_offset: 23
      bit_width: 1
      description: reg_lstimer1_rst.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER1
      bit_offset: 24
      bit_width: 1
      description: reg_tick_sel_lstimer1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: reg_lstimer1_para_up.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSTIMER1_VALUE
    addr: 0xac
    size_bits: 32
    description: LEDC_LSTIMER1_VALUE.
    fields:
    - !Field
      name: LSTIMER1_CNT
      bit_offset: 0
      bit_width: 14
      description: reg_lstimer1_cnt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER2_CONF
    addr: 0xb0
    size_bits: 32
    description: LEDC_LSTIMER2_CONF.
    reset_value: 0x800000
    fields:
    - !Field
      name: LSTIMER2_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: reg_lstimer2_duty_res.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_LSTIMER2
      bit_offset: 4
      bit_width: 18
      description: reg_clk_div_lstimer2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_PAUSE
      bit_offset: 22
      bit_width: 1
      description: reg_lstimer2_pause.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_RST
      bit_offset: 23
      bit_width: 1
      description: reg_lstimer2_rst.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER2
      bit_offset: 24
      bit_width: 1
      description: reg_tick_sel_lstimer2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: reg_lstimer2_para_up.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSTIMER2_VALUE
    addr: 0xb4
    size_bits: 32
    description: LEDC_LSTIMER2_VALUE.
    fields:
    - !Field
      name: LSTIMER2_CNT
      bit_offset: 0
      bit_width: 14
      description: reg_lstimer2_cnt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LSTIMER3_CONF
    addr: 0xb8
    size_bits: 32
    description: LEDC_LSTIMER3_CONF.
    reset_value: 0x800000
    fields:
    - !Field
      name: LSTIMER3_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: reg_lstimer3_duty_res.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_LSTIMER3
      bit_offset: 4
      bit_width: 18
      description: reg_clk_div_lstimer3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_PAUSE
      bit_offset: 22
      bit_width: 1
      description: reg_lstimer3_pause.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_RST
      bit_offset: 23
      bit_width: 1
      description: reg_lstimer3_rst.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_LSTIMER3
      bit_offset: 24
      bit_width: 1
      description: reg_tick_sel_lstimer3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: reg_lstimer3_para_up.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LSTIMER3_VALUE
    addr: 0xbc
    size_bits: 32
    description: LEDC_LSTIMER3_VALUE.
    fields:
    - !Field
      name: LSTIMER3_CNT
      bit_offset: 0
      bit_width: 14
      description: reg_lstimer3_cnt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0xc0
    size_bits: 32
    description: LEDC_INT_RAW.
    fields:
    - !Field
      name: LSTIMER0_OVF_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: reg_lstimer0_ovf_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER1_OVF_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: reg_lstimer1_ovf_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER2_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: reg_lstimer2_ovf_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER3_OVF_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: reg_lstimer3_ovf_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: reg_duty_chng_end_lsch0_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: reg_duty_chng_end_lsch1_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: reg_duty_chng_end_lsch2_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: reg_duty_chng_end_lsch3_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: reg_duty_chng_end_lsch4_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: reg_duty_chng_end_lsch5_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH0_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: reg_ovf_cnt_lsch0_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH1_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: reg_ovf_cnt_lsch1_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH2_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: reg_ovf_cnt_lsch2_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH3_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: reg_ovf_cnt_lsch3_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH4_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: reg_ovf_cnt_lsch4_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH5_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_lsch5_int_raw.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xc4
    size_bits: 32
    description: LEDC_INT_ST.
    fields:
    - !Field
      name: LSTIMER0_OVF_INT_ST
      bit_offset: 0
      bit_width: 1
      description: reg_lstimer0_ovf_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER1_OVF_INT_ST
      bit_offset: 1
      bit_width: 1
      description: reg_lstimer1_ovf_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER2_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: reg_lstimer2_ovf_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LSTIMER3_OVF_INT_ST
      bit_offset: 3
      bit_width: 1
      description: reg_lstimer3_ovf_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_ST
      bit_offset: 4
      bit_width: 1
      description: reg_duty_chng_end_lsch0_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_ST
      bit_offset: 5
      bit_width: 1
      description: reg_duty_chng_end_lsch1_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_ST
      bit_offset: 6
      bit_width: 1
      description: reg_duty_chng_end_lsch2_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_ST
      bit_offset: 7
      bit_width: 1
      description: reg_duty_chng_end_lsch3_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_ST
      bit_offset: 8
      bit_width: 1
      description: reg_duty_chng_end_lsch4_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_ST
      bit_offset: 9
      bit_width: 1
      description: reg_duty_chng_end_lsch5_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH0_INT_ST
      bit_offset: 10
      bit_width: 1
      description: reg_ovf_cnt_lsch0_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH1_INT_ST
      bit_offset: 11
      bit_width: 1
      description: reg_ovf_cnt_lsch1_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH2_INT_ST
      bit_offset: 12
      bit_width: 1
      description: reg_ovf_cnt_lsch2_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH3_INT_ST
      bit_offset: 13
      bit_width: 1
      description: reg_ovf_cnt_lsch3_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH4_INT_ST
      bit_offset: 14
      bit_width: 1
      description: reg_ovf_cnt_lsch4_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_LSCH5_INT_ST
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_lsch5_int_st.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc8
    size_bits: 32
    description: LEDC_INT_ENA.
    fields:
    - !Field
      name: LSTIMER0_OVF_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: reg_lstimer0_ovf_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER1_OVF_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: reg_lstimer1_ovf_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER2_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: reg_lstimer2_ovf_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSTIMER3_OVF_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: reg_lstimer3_ovf_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: reg_duty_chng_end_lsch0_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: reg_duty_chng_end_lsch1_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: reg_duty_chng_end_lsch2_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: reg_duty_chng_end_lsch3_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: reg_duty_chng_end_lsch4_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: reg_duty_chng_end_lsch5_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH0_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: reg_ovf_cnt_lsch0_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH1_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: reg_ovf_cnt_lsch1_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH2_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: reg_ovf_cnt_lsch2_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH3_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: reg_ovf_cnt_lsch3_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH4_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: reg_ovf_cnt_lsch4_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH5_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_lsch5_int_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xcc
    size_bits: 32
    description: LEDC_INT_CLR.
    fields:
    - !Field
      name: LSTIMER0_OVF_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: reg_lstimer0_ovf_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER1_OVF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: reg_lstimer1_ovf_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER2_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: reg_lstimer2_ovf_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LSTIMER3_OVF_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: reg_lstimer3_ovf_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH0_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: reg_duty_chng_end_lsch0_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH1_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: reg_duty_chng_end_lsch1_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH2_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: reg_duty_chng_end_lsch2_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH3_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: reg_duty_chng_end_lsch3_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH4_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: reg_duty_chng_end_lsch4_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_LSCH5_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: reg_duty_chng_end_lsch5_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH0_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: reg_ovf_cnt_lsch0_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH1_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: reg_ovf_cnt_lsch1_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH2_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: reg_ovf_cnt_lsch2_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH3_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: reg_ovf_cnt_lsch3_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH4_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: reg_ovf_cnt_lsch4_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_LSCH5_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: reg_ovf_cnt_lsch5_int_clr.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF
    addr: 0xd0
    size_bits: 32
    description: LEDC_CONF.
    fields:
    - !Field
      name: APB_CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: reg_apb_clk_sel.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: reg_clk_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: LEDC_DATE.
    reset_value: 0x19061700
    fields:
    - !Field
      name: LEDC_DATE
      bit_offset: 0
      bit_width: 32
      description: reg_ledc_date.
      read_allowed: true
      write_allowed: true
- !Module
  name: RMT
  description: Remote Control Peripheral
  base_addr: 0x60016000
  size: 0x78
  registers:
  - !Register
    name: CH0DATA
    addr: 0x0
    size_bits: 32
    description: RMT_CH0DATA_REG.
    fields:
    - !Field
      name: CH0DATA
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1DATA
    addr: 0x4
    size_bits: 32
    description: RMT_CH1DATA_REG.
    fields:
    - !Field
      name: CH1DATA
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2DATA
    addr: 0x8
    size_bits: 32
    description: RMT_CH2DATA_REG.
    fields:
    - !Field
      name: CH2DATA
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3DATA
    addr: 0xc
    size_bits: 32
    description: RMT_CH3DATA_REG.
    fields:
    - !Field
      name: CH3DATA
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0CONF0
    addr: 0x10
    size_bits: 32
    description: RMT_CH0CONF0_REG.
    reset_value: 0x710200
    fields:
    - !Field
      name: TX_START_CH0
      bit_offset: 0
      bit_width: 1
      description: reg_tx_start_ch0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH0
      bit_offset: 1
      bit_width: 1
      description: reg_mem_rd_rst_ch0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH0
      bit_offset: 2
      bit_width: 1
      description: reg_apb_mem_rst_ch0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH0
      bit_offset: 3
      bit_width: 1
      description: reg_tx_conti_mode_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TX_WRAP_EN_CH0
      bit_offset: 4
      bit_width: 1
      description: reg_mem_tx_wrap_en_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH0
      bit_offset: 5
      bit_width: 1
      description: reg_idle_out_lv_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH0
      bit_offset: 6
      bit_width: 1
      description: reg_idle_out_en_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_CH0
      bit_offset: 7
      bit_width: 1
      description: reg_tx_stop_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_CNT_CH0
      bit_offset: 8
      bit_width: 8
      description: reg_div_cnt_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH0
      bit_offset: 16
      bit_width: 3
      description: reg_mem_size_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EFF_EN_CH0
      bit_offset: 20
      bit_width: 1
      description: reg_carrier_eff_en_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH0
      bit_offset: 21
      bit_width: 1
      description: reg_carrier_en_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH0
      bit_offset: 22
      bit_width: 1
      description: reg_carrier_out_lv_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AFIFO_RST_CH0
      bit_offset: 23
      bit_width: 1
      description: reg_afifo_rst_ch0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: REG_CONF_UPDATE_CH0
      bit_offset: 24
      bit_width: 1
      description: reg_reg_conf_update_ch0.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH1CONF0
    addr: 0x14
    size_bits: 32
    description: RMT_CH1CONF0_REG.
    reset_value: 0x710200
    fields:
    - !Field
      name: TX_START_CH1
      bit_offset: 0
      bit_width: 1
      description: reg_tx_start_ch1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH1
      bit_offset: 1
      bit_width: 1
      description: reg_mem_rd_rst_ch1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH1
      bit_offset: 2
      bit_width: 1
      description: reg_apb_mem_rst_ch1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH1
      bit_offset: 3
      bit_width: 1
      description: reg_tx_conti_mode_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TX_WRAP_EN_CH1
      bit_offset: 4
      bit_width: 1
      description: reg_mem_tx_wrap_en_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH1
      bit_offset: 5
      bit_width: 1
      description: reg_idle_out_lv_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH1
      bit_offset: 6
      bit_width: 1
      description: reg_idle_out_en_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_CH1
      bit_offset: 7
      bit_width: 1
      description: reg_tx_stop_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIV_CNT_CH1
      bit_offset: 8
      bit_width: 8
      description: reg_div_cnt_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH1
      bit_offset: 16
      bit_width: 3
      description: reg_mem_size_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EFF_EN_CH1
      bit_offset: 20
      bit_width: 1
      description: reg_carrier_eff_en_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH1
      bit_offset: 21
      bit_width: 1
      description: reg_carrier_en_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH1
      bit_offset: 22
      bit_width: 1
      description: reg_carrier_out_lv_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AFIFO_RST_CH1
      bit_offset: 23
      bit_width: 1
      description: reg_afifo_rst_ch1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CONF_UPDATE_CH1
      bit_offset: 24
      bit_width: 1
      description: reg_conf_update_ch1.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH2CONF0
    addr: 0x18
    size_bits: 32
    description: RMT_CH2CONF0_REG.
    reset_value: 0x30ffff02
    fields:
    - !Field
      name: DIV_CNT_CH2
      bit_offset: 0
      bit_width: 8
      description: reg_div_cnt_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH2
      bit_offset: 8
      bit_width: 15
      description: reg_idle_thres_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH2
      bit_offset: 23
      bit_width: 3
      description: reg_mem_size_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH2
      bit_offset: 28
      bit_width: 1
      description: reg_carrier_en_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH2
      bit_offset: 29
      bit_width: 1
      description: reg_carrier_out_lv_ch2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CONF1
    addr: 0x1c
    size_bits: 32
    description: RMT_CH2CONF1_REG.
    reset_value: 0x1e8
    fields:
    - !Field
      name: RX_EN_CH2
      bit_offset: 0
      bit_width: 1
      description: reg_rx_en_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH2
      bit_offset: 1
      bit_width: 1
      description: reg_mem_wr_rst_ch2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH2
      bit_offset: 2
      bit_width: 1
      description: reg_apb_mem_rst_ch2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH2
      bit_offset: 3
      bit_width: 1
      description: reg_mem_owner_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH2
      bit_offset: 4
      bit_width: 1
      description: reg_rx_filter_en_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH2
      bit_offset: 5
      bit_width: 8
      description: reg_rx_filter_thres_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RX_WRAP_EN_CH2
      bit_offset: 13
      bit_width: 1
      description: reg_mem_rx_wrap_en_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AFIFO_RST_CH2
      bit_offset: 14
      bit_width: 1
      description: reg_afifo_rst_ch2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CONF_UPDATE_CH2
      bit_offset: 15
      bit_width: 1
      description: reg_conf_update_ch2.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH3CONF0
    addr: 0x20
    size_bits: 32
    description: RMT_CH3CONF0_REG.
    reset_value: 0x30ffff02
    fields:
    - !Field
      name: DIV_CNT_CH3
      bit_offset: 0
      bit_width: 8
      description: reg_div_cnt_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH3
      bit_offset: 8
      bit_width: 15
      description: reg_idle_thres_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH3
      bit_offset: 23
      bit_width: 3
      description: reg_mem_size_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH3
      bit_offset: 28
      bit_width: 1
      description: reg_carrier_en_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH3
      bit_offset: 29
      bit_width: 1
      description: reg_carrier_out_lv_ch3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CONF1
    addr: 0x24
    size_bits: 32
    description: RMT_CH3CONF1_REG.
    reset_value: 0x1e8
    fields:
    - !Field
      name: RX_EN_CH3
      bit_offset: 0
      bit_width: 1
      description: reg_rx_en_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH3
      bit_offset: 1
      bit_width: 1
      description: reg_mem_wr_rst_ch3.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH3
      bit_offset: 2
      bit_width: 1
      description: reg_apb_mem_rst_ch3.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH3
      bit_offset: 3
      bit_width: 1
      description: reg_mem_owner_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH3
      bit_offset: 4
      bit_width: 1
      description: reg_rx_filter_en_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH3
      bit_offset: 5
      bit_width: 8
      description: reg_rx_filter_thres_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_RX_WRAP_EN_CH3
      bit_offset: 13
      bit_width: 1
      description: reg_mem_rx_wrap_en_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AFIFO_RST_CH3
      bit_offset: 14
      bit_width: 1
      description: reg_afifo_rst_ch3.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CONF_UPDATE_CH3
      bit_offset: 15
      bit_width: 1
      description: reg_conf_update_ch3.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH0STATUS
    addr: 0x28
    size_bits: 32
    description: RMT_CH0STATUS_REG.
    fields:
    - !Field
      name: MEM_RADDR_EX_CH0
      bit_offset: 0
      bit_width: 9
      description: reg_mem_raddr_ex_ch0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH0
      bit_offset: 9
      bit_width: 3
      description: reg_state_ch0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WADDR_CH0
      bit_offset: 12
      bit_width: 9
      description: reg_apb_mem_waddr_ch0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH0
      bit_offset: 21
      bit_width: 1
      description: reg_apb_mem_rd_err_ch0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH0
      bit_offset: 22
      bit_width: 1
      description: reg_mem_empty_ch0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH0
      bit_offset: 23
      bit_width: 1
      description: reg_apb_mem_wr_err_ch0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH0
      bit_offset: 24
      bit_width: 8
      description: reg_apb_mem_raddr_ch0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STATUS
    addr: 0x2c
    size_bits: 32
    description: RMT_CH1STATUS_REG.
    fields:
    - !Field
      name: MEM_RADDR_EX_CH1
      bit_offset: 0
      bit_width: 9
      description: reg_mem_raddr_ex_ch1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH1
      bit_offset: 9
      bit_width: 3
      description: reg_state_ch1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WADDR_CH1
      bit_offset: 12
      bit_width: 9
      description: reg_apb_mem_waddr_ch1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH1
      bit_offset: 21
      bit_width: 1
      description: reg_apb_mem_rd_err_ch1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH1
      bit_offset: 22
      bit_width: 1
      description: reg_mem_empty_ch1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH1
      bit_offset: 23
      bit_width: 1
      description: reg_apb_mem_wr_err_ch1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH1
      bit_offset: 24
      bit_width: 8
      description: reg_apb_mem_raddr_ch1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STATUS
    addr: 0x30
    size_bits: 32
    description: RMT_CH2STATUS_REG.
    fields:
    - !Field
      name: MEM_WADDR_EX_CH2
      bit_offset: 0
      bit_width: 9
      description: reg_mem_waddr_ex_ch2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH2
      bit_offset: 12
      bit_width: 9
      description: reg_apb_mem_raddr_ch2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH2
      bit_offset: 22
      bit_width: 3
      description: reg_state_ch2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH2
      bit_offset: 25
      bit_width: 1
      description: reg_mem_owner_err_ch2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH2
      bit_offset: 26
      bit_width: 1
      description: reg_mem_full_ch2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH2
      bit_offset: 27
      bit_width: 1
      description: reg_apb_mem_rd_err_ch2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STATUS
    addr: 0x34
    size_bits: 32
    description: RMT_CH3STATUS_REG.
    fields:
    - !Field
      name: MEM_WADDR_EX_CH3
      bit_offset: 0
      bit_width: 9
      description: reg_mem_waddr_ex_ch3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH3
      bit_offset: 12
      bit_width: 9
      description: reg_apb_mem_raddr_ch3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH3
      bit_offset: 22
      bit_width: 3
      description: reg_state_ch3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH3
      bit_offset: 25
      bit_width: 1
      description: reg_mem_owner_err_ch3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH3
      bit_offset: 26
      bit_width: 1
      description: reg_mem_full_ch3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH3
      bit_offset: 27
      bit_width: 1
      description: reg_apb_mem_rd_err_ch3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x38
    size_bits: 32
    description: RMT_INT_RAW_REG.
    fields:
    - !Field
      name: CH0_TX_END_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: reg_ch0_tx_end_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_END_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: reg_ch1_tx_end_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_END_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: reg_ch2_rx_end_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_END_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: reg_ch3_rx_end_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_ERR_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: reg_ch0_err_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: reg_ch1_err_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_ERR_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: reg_ch2_err_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_ERR_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: reg_ch3_err_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_THR_EVENT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: reg_ch0_tx_thr_event_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_THR_EVENT_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: reg_ch1_tx_thr_event_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_THR_EVENT_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: reg_ch2_rx_thr_event_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_THR_EVENT_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: reg_ch3_rx_thr_event_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_LOOP_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: reg_ch0_tx_loop_int_raw.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_LOOP_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: reg_ch1_tx_loop_int_raw.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3c
    size_bits: 32
    description: RMT_INT_ST_REG.
    fields:
    - !Field
      name: CH0_TX_END_INT_ST
      bit_offset: 0
      bit_width: 1
      description: reg_ch0_tx_end_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_END_INT_ST
      bit_offset: 1
      bit_width: 1
      description: reg_ch1_tx_end_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_END_INT_ST
      bit_offset: 2
      bit_width: 1
      description: reg_ch2_rx_end_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_END_INT_ST
      bit_offset: 3
      bit_width: 1
      description: reg_ch3_rx_end_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_ERR_INT_ST
      bit_offset: 4
      bit_width: 1
      description: reg_ch0_err_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: reg_ch1_err_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: reg_ch2_err_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_ERR_INT_ST
      bit_offset: 7
      bit_width: 1
      description: reg_ch3_err_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_THR_EVENT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: reg_ch0_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_THR_EVENT_INT_ST
      bit_offset: 9
      bit_width: 1
      description: reg_ch1_tx_thr_event_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_THR_EVENT_INT_ST
      bit_offset: 10
      bit_width: 1
      description: reg_ch2_rx_thr_event_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_THR_EVENT_INT_ST
      bit_offset: 11
      bit_width: 1
      description: reg_ch3_rx_thr_event_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_LOOP_INT_ST
      bit_offset: 12
      bit_width: 1
      description: reg_ch0_tx_loop_int_st.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_LOOP_INT_ST
      bit_offset: 13
      bit_width: 1
      description: reg_ch1_tx_loop_int_st.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x40
    size_bits: 32
    description: RMT_INT_ENA_REG.
    fields:
    - !Field
      name: CH0_TX_END_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: reg_ch0_tx_end_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_END_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: reg_ch1_tx_end_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_RX_END_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: reg_ch2_rx_end_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_RX_END_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: reg_ch3_rx_end_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_ERR_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: reg_ch0_err_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: reg_ch1_err_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: reg_ch2_err_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_ERR_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: reg_ch3_err_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_TX_THR_EVENT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: reg_ch0_tx_thr_event_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_THR_EVENT_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: reg_ch1_tx_thr_event_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_RX_THR_EVENT_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: reg_ch2_rx_thr_event_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_RX_THR_EVENT_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: reg_ch3_rx_thr_event_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_TX_LOOP_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: reg_ch0_tx_loop_int_ena.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_LOOP_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: reg_ch1_tx_loop_int_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x44
    size_bits: 32
    description: RMT_INT_CLR_REG.
    fields:
    - !Field
      name: CH0_TX_END_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: reg_ch0_tx_end_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_END_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: reg_ch1_tx_end_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_RX_END_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: reg_ch2_rx_end_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_RX_END_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: reg_ch3_rx_end_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_ERR_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: reg_ch0_err_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: reg_ch1_err_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: reg_ch2_err_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_ERR_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: reg_ch3_err_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_TX_THR_EVENT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: reg_ch0_tx_thr_event_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_THR_EVENT_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: reg_ch1_tx_thr_event_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_RX_THR_EVENT_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: reg_ch2_rx_thr_event_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_RX_THR_EVENT_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: reg_ch3_rx_thr_event_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_TX_LOOP_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: reg_ch0_tx_loop_int_clr.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_LOOP_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: reg_ch1_tx_loop_int_clr.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH0CARRIER_DUTY
    addr: 0x48
    size_bits: 32
    description: RMT_CH0CARRIER_DUTY_REG.
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH0
      bit_offset: 0
      bit_width: 16
      description: reg_carrier_low_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH0
      bit_offset: 16
      bit_width: 16
      description: reg_carrier_high_ch0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CARRIER_DUTY
    addr: 0x4c
    size_bits: 32
    description: RMT_CH1CARRIER_DUTY_REG.
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH1
      bit_offset: 0
      bit_width: 16
      description: reg_carrier_low_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH1
      bit_offset: 16
      bit_width: 16
      description: reg_carrier_high_ch1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_RX_CARRIER_RM
    addr: 0x50
    size_bits: 32
    description: RMT_CH2_RX_CARRIER_RM_REG.
    fields:
    - !Field
      name: CARRIER_LOW_THRES_CH2
      bit_offset: 0
      bit_width: 16
      description: reg_carrier_low_thres_ch2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_THRES_CH2
      bit_offset: 16
      bit_width: 16
      description: reg_carrier_high_thres_ch2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_RX_CARRIER_RM
    addr: 0x54
    size_bits: 32
    description: RMT_CH3_RX_CARRIER_RM_REG.
    fields:
    - !Field
      name: CARRIER_LOW_THRES_CH3
      bit_offset: 0
      bit_width: 16
      description: reg_carrier_low_thres_ch3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_THRES_CH3
      bit_offset: 16
      bit_width: 16
      description: reg_carrier_high_thres_ch3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_TX_LIM
    addr: 0x58
    size_bits: 32
    description: RMT_CH0_TX_LIM_REG.
    reset_value: 0x80
    fields:
    - !Field
      name: RMT_TX_LIM_CH0
      bit_offset: 0
      bit_width: 9
      description: reg_rmt_tx_lim_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_TX_LOOP_NUM_CH0
      bit_offset: 9
      bit_width: 10
      description: reg_rmt_tx_loop_num_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_TX_LOOP_CNT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: reg_rmt_tx_loop_cnt_en_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOP_COUNT_RESET_CH0
      bit_offset: 20
      bit_width: 1
      description: reg_loop_count_reset_ch0.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH1_TX_LIM
    addr: 0x5c
    size_bits: 32
    description: RMT_CH1_TX_LIM_REG.
    reset_value: 0x80
    fields:
    - !Field
      name: RMT_TX_LIM_CH1
      bit_offset: 0
      bit_width: 9
      description: reg_rmt_tx_lim_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_TX_LOOP_NUM_CH1
      bit_offset: 9
      bit_width: 10
      description: reg_rmt_tx_loop_num_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_TX_LOOP_CNT_EN_CH1
      bit_offset: 19
      bit_width: 1
      description: reg_rmt_tx_loop_cnt_en_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOP_COUNT_RESET_CH1
      bit_offset: 20
      bit_width: 1
      description: reg_loop_count_reset_ch1.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH2_RX_LIM
    addr: 0x60
    size_bits: 32
    description: RMT_CH2_RX_LIM_REG.
    reset_value: 0x80
    fields:
    - !Field
      name: RMT_RX_LIM_CH2
      bit_offset: 0
      bit_width: 9
      description: reg_rmt_rx_lim_ch2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_RX_LIM
    addr: 0x64
    size_bits: 32
    description: RMT_CH3_RX_LIM_REG.
    reset_value: 0x80
    fields:
    - !Field
      name: RMT_RX_LIM_CH3
      bit_offset: 0
      bit_width: 9
      description: reg_rmt_rx_lim_ch3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYS_CONF
    addr: 0x68
    size_bits: 32
    description: RMT_SYS_CONF_REG.
    reset_value: 0x5000010
    fields:
    - !Field
      name: APB_FIFO_MASK
      bit_offset: 0
      bit_width: 1
      description: reg_apb_fifo_mask.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_FORCE_ON
      bit_offset: 1
      bit_width: 1
      description: reg_mem_clk_force_on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      description: reg_rmt_mem_force_pd.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_MEM_FORCE_PU
      bit_offset: 3
      bit_width: 1
      description: reg_rmt_mem_force_pu.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_SCLK_DIV_NUM
      bit_offset: 4
      bit_width: 8
      description: reg_rmt_sclk_div_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_SCLK_DIV_A
      bit_offset: 12
      bit_width: 6
      description: reg_rmt_sclk_div_a.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_SCLK_DIV_B
      bit_offset: 18
      bit_width: 6
      description: reg_rmt_sclk_div_b.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_SCLK_SEL
      bit_offset: 24
      bit_width: 2
      description: reg_rmt_sclk_sel.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_SCLK_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: reg_rmt_sclk_active.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: reg_clk_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_SIM
    addr: 0x6c
    size_bits: 32
    description: RMT_TX_SIM_REG.
    fields:
    - !Field
      name: RMT_TX_SIM_CH0
      bit_offset: 0
      bit_width: 1
      description: reg_rmt_tx_sim_ch0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_TX_SIM_CH1
      bit_offset: 1
      bit_width: 1
      description: reg_rmt_tx_sim_ch1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_TX_SIM_EN
      bit_offset: 2
      bit_width: 1
      description: reg_rmt_tx_sim_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REF_CNT_RST
    addr: 0x70
    size_bits: 32
    description: RMT_REF_CNT_RST_REG.
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: reg_ref_cnt_rst_ch0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: reg_ref_cnt_rst_ch1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: reg_ref_cnt_rst_ch2.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: reg_ref_cnt_rst_ch3.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xcc
    size_bits: 32
    description: RMT_DATE_REG.
    reset_value: 0x2006231
    fields:
    - !Field
      name: RMT_DATE
      bit_offset: 0
      bit_width: 28
      description: reg_rmt_date.
      read_allowed: true
      write_allowed: true
- !Module
  name: RSA
  description: RSA (Rivest Shamir Adleman) Accelerator
  base_addr: 0x6003c000
  size: 0x74
  registers:
  - !Register
    name: M_PRIME
    addr: 0x800
    size_bits: 32
    description: RSA M_prime register
    fields:
    - !Field
      name: M_PRIME
      bit_offset: 0
      bit_width: 32
      description: Those bits stores m'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODE
    addr: 0x804
    size_bits: 32
    description: RSA mode register
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 7
      description: rsa mode (rsa length).
      read_allowed: true
      write_allowed: true
  - !Register
    name: QUERY_CLEAN
    addr: 0x808
    size_bits: 32
    description: RSA query clean register
    fields:
    - !Field
      name: QUERY_CLEAN
      bit_offset: 0
      bit_width: 1
      description: query clean
      read_allowed: true
      write_allowed: false
  - !Register
    name: SET_START_MODEXP
    addr: 0x80c
    size_bits: 32
    description: RSA modular exponentiation trigger register.
    fields:
    - !Field
      name: SET_START_MODEXP
      bit_offset: 0
      bit_width: 1
      description: start modular exponentiation
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_START_MODMULT
    addr: 0x810
    size_bits: 32
    description: RSA modular multiplication trigger register.
    fields:
    - !Field
      name: SET_START_MODMULT
      bit_offset: 0
      bit_width: 1
      description: start modular multiplication
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_START_MULT
    addr: 0x814
    size_bits: 32
    description: RSA normal multiplication trigger register.
    fields:
    - !Field
      name: SET_START_MULT
      bit_offset: 0
      bit_width: 1
      description: start multiplicaiton
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_IDLE
    addr: 0x818
    size_bits: 32
    description: RSA query idle register
    fields:
    - !Field
      name: QUERY_IDLE
      bit_offset: 0
      bit_width: 1
      description: 'query rsa idle. 1''b0: busy, 1''b1: idle'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x81c
    size_bits: 32
    description: RSA interrupt clear register
    fields:
    - !Field
      name: CLEAR_INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: set this bit to clear RSA interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONSTANT_TIME
    addr: 0x820
    size_bits: 32
    description: RSA constant time option register
    reset_value: 0x1
    fields:
    - !Field
      name: CONSTANT_TIME
      bit_offset: 0
      bit_width: 1
      description: 'Configure this bit to 0 for acceleration. 0: with acceleration,
        1: without acceleration(defalut).'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEARCH_ENABLE
    addr: 0x824
    size_bits: 32
    description: RSA search option
    fields:
    - !Field
      name: SEARCH_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'Configure this bit to 1 for acceleration. 1: with acceleration,
        0: without acceleration(default). This option should be used together with
        RSA_SEARCH_POS.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEARCH_POS
    addr: 0x828
    size_bits: 32
    description: RSA search position configure register
    fields:
    - !Field
      name: SEARCH_POS
      bit_offset: 0
      bit_width: 12
      description: Configure this field to set search position. This field should
        be used together with RSA_SEARCH_ENABLE. The field is only meaningful when
        RSA_SEARCH_ENABLE is high.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x82c
    size_bits: 32
    description: RSA interrupt enable register
    fields:
    - !Field
      name: INT_ENA
      bit_offset: 0
      bit_width: 1
      description: 'Set this bit to enable interrupt that occurs when rsa calculation
        is done. 1''b0: disable, 1''b1: enable(default).'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x830
    size_bits: 32
    description: RSA version control register
    reset_value: 0x20200618
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: rsa version information
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_MEM[0]
    addr: 0x0
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[1]
    addr: 0x1
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[2]
    addr: 0x2
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[3]
    addr: 0x3
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[4]
    addr: 0x4
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[5]
    addr: 0x5
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[6]
    addr: 0x6
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[7]
    addr: 0x7
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[8]
    addr: 0x8
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[9]
    addr: 0x9
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[10]
    addr: 0xa
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[11]
    addr: 0xb
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[12]
    addr: 0xc
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[13]
    addr: 0xd
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[14]
    addr: 0xe
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: M_MEM[15]
    addr: 0xf
    size_bits: 8
    description: The memory that stores M
    fields: []
  - !Register
    name: Z_MEM[0]
    addr: 0x200
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[1]
    addr: 0x201
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[2]
    addr: 0x202
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[3]
    addr: 0x203
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[4]
    addr: 0x204
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[5]
    addr: 0x205
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[6]
    addr: 0x206
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[7]
    addr: 0x207
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[8]
    addr: 0x208
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[9]
    addr: 0x209
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[10]
    addr: 0x20a
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[11]
    addr: 0x20b
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[12]
    addr: 0x20c
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[13]
    addr: 0x20d
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[14]
    addr: 0x20e
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Z_MEM[15]
    addr: 0x20f
    size_bits: 8
    description: The memory that stores Z
    fields: []
  - !Register
    name: Y_MEM[0]
    addr: 0x400
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[1]
    addr: 0x401
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[2]
    addr: 0x402
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[3]
    addr: 0x403
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[4]
    addr: 0x404
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[5]
    addr: 0x405
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[6]
    addr: 0x406
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[7]
    addr: 0x407
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[8]
    addr: 0x408
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[9]
    addr: 0x409
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[10]
    addr: 0x40a
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[11]
    addr: 0x40b
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[12]
    addr: 0x40c
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[13]
    addr: 0x40d
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[14]
    addr: 0x40e
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: Y_MEM[15]
    addr: 0x40f
    size_bits: 8
    description: The memory that stores Y
    fields: []
  - !Register
    name: X_MEM[0]
    addr: 0x600
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[1]
    addr: 0x601
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[2]
    addr: 0x602
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[3]
    addr: 0x603
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[4]
    addr: 0x604
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[5]
    addr: 0x605
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[6]
    addr: 0x606
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[7]
    addr: 0x607
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[8]
    addr: 0x608
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[9]
    addr: 0x609
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[10]
    addr: 0x60a
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[11]
    addr: 0x60b
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[12]
    addr: 0x60c
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[13]
    addr: 0x60d
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[14]
    addr: 0x60e
    size_bits: 8
    description: The memory that stores X
    fields: []
  - !Register
    name: X_MEM[15]
    addr: 0x60f
    size_bits: 8
    description: The memory that stores X
    fields: []
- !Module
  name: RTC_CNTL
  description: Real-Time Clock Control
  base_addr: 0x60008000
  size: 0x12c
  registers:
  - !Register
    name: RTC_OPTIONS0
    addr: 0x0
    size_bits: 32
    description: rtc configure register
    reset_value: 0x1c00a000
    fields:
    - !Field
      name: SW_STALL_APPCPU_C0
      bit_offset: 0
      bit_width: 2
      description: '{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C0
      bit_offset: 2
      bit_width: 2
      description: '{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} ==
        0x86 will stall PRO CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_APPCPU_RST
      bit_offset: 4
      bit_width: 1
      description: APP CPU SW reset
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_PROCPU_RST
      bit_offset: 5
      bit_width: 1
      description: PRO CPU SW reset
      read_allowed: false
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PD
      bit_offset: 6
      bit_width: 1
      description: BB_I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PU
      bit_offset: 7
      bit_width: 1
      description: BB_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PD
      bit_offset: 8
      bit_width: 1
      description: BB_PLL _I2C force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PU
      bit_offset: 9
      bit_width: 1
      description: BB_PLL_I2C force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PD
      bit_offset: 10
      bit_width: 1
      description: BB_PLL force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PU
      bit_offset: 11
      bit_width: 1
      description: BB_PLL force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PD
      bit_offset: 12
      bit_width: 1
      description: crystall force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PU
      bit_offset: 13
      bit_width: 1
      description: crystall force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EN_WAIT
      bit_offset: 14
      bit_width: 4
      description: wait bias_sleep and current source wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_SEL
      bit_offset: 20
      bit_width: 3
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_ISO
      bit_offset: 23
      bit_width: 1
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_ISO
      bit_offset: 25
      bit_width: 1
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_NOISO
      bit_offset: 26
      bit_width: 1
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_NOISO
      bit_offset: 28
      bit_width: 1
      description: analog configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_RST
      bit_offset: 29
      bit_width: 1
      description: digital wrap force reset in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NORST
      bit_offset: 30
      bit_width: 1
      description: digital core force no reset in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_SYS_RST
      bit_offset: 31
      bit_width: 1
      description: SW system reset
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_SLP_TIMER0
    addr: 0x4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_VAL_LO
      bit_offset: 0
      bit_width: 32
      description: configure the  sleep time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_TIMER1
    addr: 0x8
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_VAL_HI
      bit_offset: 0
      bit_width: 16
      description: RTC sleep timer high 16 bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_ALARM_EN
      bit_offset: 16
      bit_width: 1
      description: timer alarm enable bit
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_TIME_UPDATE
    addr: 0xc
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: TIMER_SYS_STALL
      bit_offset: 27
      bit_width: 1
      description: Enable to record system stall time
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_XTL_OFF
      bit_offset: 28
      bit_width: 1
      description: Enable to record 40M XTAL OFF time
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_SYS_RST
      bit_offset: 29
      bit_width: 1
      description: enable to record system reset time
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_TIME_UPDATE
      bit_offset: 31
      bit_width: 1
      description: 'Set 1: to update register with RTC timer'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_TIME_LOW0
    addr: 0x10
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_TIMER_VALUE0_LOW
      bit_offset: 0
      bit_width: 32
      description: RTC timer low 32 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_TIME_HIGH0
    addr: 0x14
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_TIMER_VALUE0_HIGH
      bit_offset: 0
      bit_width: 16
      description: RTC timer high 16 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_STATE0
    addr: 0x18
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SW_CPU_INT
      bit_offset: 0
      bit_width: 1
      description: rtc software interrupt to main cpu
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SLP_REJECT_CAUSE_CLR
      bit_offset: 1
      bit_width: 1
      description: clear rtc sleep reject cause
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB2RTC_BRIDGE_SEL
      bit_offset: 22
      bit_width: 1
      description: '1: APB to RTC using bridge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ACTIVE_IND
      bit_offset: 28
      bit_width: 1
      description: SDIO active indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_WAKEUP
      bit_offset: 29
      bit_width: 1
      description: leep wakeup bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT
      bit_offset: 30
      bit_width: 1
      description: leep reject bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLEEP_EN
      bit_offset: 31
      bit_width: 1
      description: sleep enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER1
    addr: 0x1c
    size_bits: 32
    description: rtc configure register
    reset_value: 0x28140403
    fields:
    - !Field
      name: CPU_STALL_EN
      bit_offset: 0
      bit_width: 1
      description: CPU stall enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_STALL_WAIT
      bit_offset: 1
      bit_width: 5
      description: CPU stall wait cycles in fast_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_WAIT
      bit_offset: 6
      bit_width: 8
      description: CK8M wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_BUF_WAIT
      bit_offset: 14
      bit_width: 10
      description: XTAL wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_BUF_WAIT
      bit_offset: 24
      bit_width: 8
      description: PLL wait cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER2
    addr: 0x20
    size_bits: 32
    description: rtc configure register
    reset_value: 0x1000000
    fields:
    - !Field
      name: MIN_TIME_CK8M_OFF
      bit_offset: 24
      bit_width: 8
      description: minimal cycles in slow_clk_rtc for CK8M in power down state
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER3
    addr: 0x24
    size_bits: 32
    description: rtc configure register
    reset_value: 0xa080a08
    fields:
    - !Field
      name: WIFI_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      description: wifi power domain wakeup time
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      description: wifi power domain power on time
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      description: bt power domain wakeup time
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      description: bt power domain power on time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER4
    addr: 0x28
    size_bits: 32
    description: rtc configure register
    reset_value: 0x10200a08
    fields:
    - !Field
      name: CPU_TOP_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      description: cpu top power domain wakeup time
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      description: cpu top power domain power on time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      description: digital wrap power domain wakeup time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      description: digital wrap power domain power on time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER5
    addr: 0x2c
    size_bits: 32
    description: rtc configure register
    reset_value: 0x8000
    fields:
    - !Field
      name: MIN_SLP_VAL
      bit_offset: 8
      bit_width: 8
      description: minimal sleep cycles in slow_clk_rtc
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_TIMER6
    addr: 0x30
    size_bits: 32
    description: rtc configure register
    reset_value: 0xa080000
    fields:
    - !Field
      name: DG_PERI_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      description: digital peri power domain wakeup time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      description: digital peri power domain power on time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_ANA_CONF
    addr: 0x34
    size_bits: 32
    description: rtc configure register
    reset_value: 0xc40000
    fields:
    - !Field
      name: RESET_POR_FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: force no bypass i2c power on reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESET_POR_FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: force bypass i2c power on reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_RST_EN
      bit_offset: 20
      bit_width: 1
      description: enable glitch reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_PU
      bit_offset: 22
      bit_width: 1
      description: PLLA force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLA_FORCE_PD
      bit_offset: 23
      bit_width: 1
      description: PLLA force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLA_FORCE_PU
      bit_offset: 24
      bit_width: 1
      description: PLLA force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_CAL_SLP_START
      bit_offset: 25
      bit_width: 1
      description: start BBPLL calibration during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PVTMON_PU
      bit_offset: 26
      bit_width: 1
      description: '1: PVTMON power up'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXRF_I2C_PU
      bit_offset: 27
      bit_width: 1
      description: '1: TXRF_I2C power up'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFRX_PBUS_PU
      bit_offset: 28
      bit_width: 1
      description: '1: RFRX_PBUS power up'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CKGEN_I2C_PU
      bit_offset: 30
      bit_width: 1
      description: '1: CKGEN_I2C power up'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_I2C_PU
      bit_offset: 31
      bit_width: 1
      description: power up pll i2c
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_RESET_STATE
    addr: 0x38
    size_bits: 32
    description: rtc configure register
    reset_value: 0x3000
    fields:
    - !Field
      name: RESET_CAUSE_PROCPU
      bit_offset: 0
      bit_width: 6
      description: reset cause of PRO CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_CAUSE_APPCPU
      bit_offset: 6
      bit_width: 6
      description: reset cause of APP CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: STAT_VECTOR_SEL_APPCPU
      bit_offset: 12
      bit_width: 1
      description: APP CPU state vector sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: STAT_VECTOR_SEL_PROCPU
      bit_offset: 13
      bit_width: 1
      description: PRO CPU state vector sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALL_RESET_FLAG_PROCPU
      bit_offset: 14
      bit_width: 1
      description: PRO CPU reset_flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALL_RESET_FLAG_APPCPU
      bit_offset: 15
      bit_width: 1
      description: APP CPU reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: ALL_RESET_FLAG_CLR_PROCPU
      bit_offset: 16
      bit_width: 1
      description: clear PRO CPU reset_flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: ALL_RESET_FLAG_CLR_APPCPU
      bit_offset: 17
      bit_width: 1
      description: clear APP CPU reset flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: OCD_HALT_ON_RESET_APPCPU
      bit_offset: 18
      bit_width: 1
      description: APPCPU OcdHaltOnReset
      read_allowed: true
      write_allowed: true
    - !Field
      name: OCD_HALT_ON_RESET_PROCPU
      bit_offset: 19
      bit_width: 1
      description: PROCPU OcdHaltOnReset
      read_allowed: true
      write_allowed: true
    - !Field
      name: JTAG_RESET_FLAG_PROCPU
      bit_offset: 20
      bit_width: 1
      description: configure jtag reset configure
      read_allowed: true
      write_allowed: false
    - !Field
      name: JTAG_RESET_FLAG_APPCPU
      bit_offset: 21
      bit_width: 1
      description: configure jtag reset configure
      read_allowed: true
      write_allowed: false
    - !Field
      name: JTAG_RESET_FLAG_CLR_PROCPU
      bit_offset: 22
      bit_width: 1
      description: configure jtag reset configure
      read_allowed: false
      write_allowed: true
    - !Field
      name: JTAG_RESET_FLAG_CLR_APPCPU
      bit_offset: 23
      bit_width: 1
      description: configure jtag reset configure
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_DRESET_MASK_APPCPU
      bit_offset: 24
      bit_width: 1
      description: configure dreset configure
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DRESET_MASK_PROCPU
      bit_offset: 25
      bit_width: 1
      description: configure dreset configure
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WAKEUP_STATE
    addr: 0x3c
    size_bits: 32
    description: rtc configure register
    reset_value: 0x60000
    fields:
    - !Field
      name: RTC_WAKEUP_ENA
      bit_offset: 15
      bit_width: 17
      description: wakeup enable bitmap
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA_RTC
    addr: 0x40
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: enable sleep wakeup interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: enable sleep reject interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: enable RTC WDT interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: enable brown out interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: enable RTC main timer interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: enable super watch dog interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: enable xtal32k_dead  interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: enbale gitch det interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_BBPLL_CAL_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: enbale bbpll cal end interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_RTC
    addr: 0x44
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: sleep wakeup interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: sleep reject interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_WDT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: RTC WDT interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_BROWN_OUT_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: brown out interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_TIMER_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: RTC main timer interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SWD_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: super watch dog interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_XTAL32K_DEAD_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: xtal32k dead detection interrupt raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_GLITCH_DET_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: glitch_det_interrupt_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_BBPLL_CAL_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: bbpll cal end interrupt state
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_RTC
    addr: 0x48
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: sleep wakeup interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_ST
      bit_offset: 1
      bit_width: 1
      description: sleep reject interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_WDT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: RTC WDT interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_BROWN_OUT_INT_ST
      bit_offset: 9
      bit_width: 1
      description: brown out interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_TIMER_INT_ST
      bit_offset: 10
      bit_width: 1
      description: RTC main timer interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_SWD_INT_ST
      bit_offset: 15
      bit_width: 1
      description: super watch dog interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ST
      bit_offset: 16
      bit_width: 1
      description: xtal32k dead detection interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_GLITCH_DET_INT_ST
      bit_offset: 19
      bit_width: 1
      description: glitch_det_interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_BBPLL_CAL_INT_ST
      bit_offset: 20
      bit_width: 1
      description: bbpll cal end interrupt state
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_RTC
    addr: 0x4c
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Clear sleep wakeup interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Clear sleep reject interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Clear RTC WDT interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Clear brown out interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Clear RTC main timer interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Clear super watch dog interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Clear RTC WDT interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Clear glitch det interrupt state
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BBPLL_CAL_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: clear bbpll cal end interrupt state
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_STORE0
    addr: 0x50
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH0
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE1
    addr: 0x54
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH1
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE2
    addr: 0x58
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH2
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE3
    addr: 0x5c
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH3
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_EXT_XTL_CONF
    addr: 0x60
    size_bits: 32
    description: rtc configure register
    reset_value: 0x66c80
    fields:
    - !Field
      name: XTAL32K_WDT_EN
      bit_offset: 0
      bit_width: 1
      description: xtal 32k watch dog enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_CLK_FO
      bit_offset: 1
      bit_width: 1
      description: xtal 32k watch dog clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_RESET
      bit_offset: 2
      bit_width: 1
      description: xtal 32k watch dog sw reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_EXT_CLK_FO
      bit_offset: 3
      bit_width: 1
      description: xtal 32k external xtal clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_BACKUP
      bit_offset: 4
      bit_width: 1
      description: xtal 32k switch to back up clock when xtal is dead
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_RESTART
      bit_offset: 5
      bit_width: 1
      description: xtal 32k restart xtal when xtal is dead
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_RETURN
      bit_offset: 6
      bit_width: 1
      description: xtal 32k switch back xtal when xtal is restarted
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_XPD_FORCE
      bit_offset: 7
      bit_width: 1
      description: Xtal 32k xpd control by sw or fsm
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCKINIT_XTAL_32K
      bit_offset: 8
      bit_width: 1
      description: apply an internal clock to help xtal 32k to start
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUF_XTAL_32K
      bit_offset: 9
      bit_width: 1
      description: '0: single-end buffer 1: differential buffer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DGM_XTAL_32K
      bit_offset: 10
      bit_width: 3
      description: xtal_32k gm control
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRES_XTAL_32K
      bit_offset: 13
      bit_width: 3
      description: DRES_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_XTAL_32K
      bit_offset: 16
      bit_width: 1
      description: XPD_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_XTAL_32K
      bit_offset: 17
      bit_width: 3
      description: DAC_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_WDT_STATE
      bit_offset: 20
      bit_width: 3
      description: state of 32k_wdt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_XTAL32K_GPIO_SEL
      bit_offset: 23
      bit_width: 1
      description: 'XTAL_32K sel. 0: external XTAL_32K'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_LV
      bit_offset: 30
      bit_width: 1
      description: '0: power down XTAL at high level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_EN
      bit_offset: 31
      bit_width: 1
      description: enable gpio configure xtal power on
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_EXT_WAKEUP_CONF
    addr: 0x64
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: GPIO_WAKEUP_FILTER
      bit_offset: 31
      bit_width: 1
      description: enable filter for gpio wakeup event
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_REJECT_CONF
    addr: 0x68
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SLEEP_REJECT_ENA
      bit_offset: 12
      bit_width: 18
      description: sleep reject enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LIGHT_SLP_REJECT_EN
      bit_offset: 30
      bit_width: 1
      description: enable reject for light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEEP_SLP_REJECT_EN
      bit_offset: 31
      bit_width: 1
      description: enable reject for deep sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CPU_PERIOD_CONF
    addr: 0x6c
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_CPUSEL_CONF
      bit_offset: 29
      bit_width: 1
      description: CPU sel option
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CPUPERIOD_SEL
      bit_offset: 30
      bit_width: 2
      description: CPU clk sel option
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CLK_CONF
    addr: 0x70
    size_bits: 32
    description: rtc configure register
    reset_value: 0x11583218
    fields:
    - !Field
      name: EFUSE_CLK_FORCE_GATING
      bit_offset: 1
      bit_width: 1
      description: efuse_clk_force_gating
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_CLK_FORCE_NOGATING
      bit_offset: 2
      bit_width: 1
      description: efuse_clk_force_nogating
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV_SEL_VLD
      bit_offset: 3
      bit_width: 1
      description: used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV
      bit_offset: 4
      bit_width: 2
      description: 'CK8M_D256_OUT divider. 00: div128'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M
      bit_offset: 6
      bit_width: 1
      description: disable CK8M and CK8M_D256_OUT
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M_DIV
      bit_offset: 7
      bit_width: 1
      description: '1: CK8M_D256_OUT is actually CK8M'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_XTAL32K_EN
      bit_offset: 8
      bit_width: 1
      description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_D256_EN
      bit_offset: 9
      bit_width: 1
      description: enable CK8M_D256_OUT for digital core (no relationship with RTC
        core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_EN
      bit_offset: 10
      bit_width: 1
      description: enable CK8M for digital core (no relationship with RTC core)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV_SEL
      bit_offset: 12
      bit_width: 3
      description: divider = reg_ck8m_div_sel + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_FORCE_NOGATING
      bit_offset: 15
      bit_width: 1
      description: XTAL force no gating during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_NOGATING
      bit_offset: 16
      bit_width: 1
      description: CK8M force no gating during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DFREQ
      bit_offset: 17
      bit_width: 8
      description: CK8M_DFREQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PD
      bit_offset: 25
      bit_width: 1
      description: CK8M force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PU
      bit_offset: 26
      bit_width: 1
      description: CK8M force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_GLOBAL_FORCE_GATING
      bit_offset: 27
      bit_width: 1
      description: force enable xtal clk gating
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_GLOBAL_FORCE_NOGATING
      bit_offset: 28
      bit_width: 1
      description: force bypass xtal clk gating
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_CLK_RTC_SEL
      bit_offset: 29
      bit_width: 1
      description: 'fast_clk_rtc sel. 0: XTAL div 4'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANA_CLK_RTC_SEL
      bit_offset: 30
      bit_width: 2
      description: slelect rtc slow clk
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLOW_CLK_CONF
    addr: 0x74
    size_bits: 32
    description: rtc configure register
    reset_value: 0x400000
    fields:
    - !Field
      name: RTC_ANA_CLK_DIV_VLD
      bit_offset: 22
      bit_width: 1
      description: used to sync div bus. clear vld before set reg_rtc_ana_clk_div
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_ANA_CLK_DIV
      bit_offset: 23
      bit_width: 8
      description: the clk divider num of RTC_CLK
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SLOW_CLK_NEXT_EDGE
      bit_offset: 31
      bit_width: 1
      description: flag rtc_slow_clk_next_edge
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SDIO_CONF
    addr: 0x78
    size_bits: 32
    description: rtc configure register
    reset_value: 0xab0be0a
    fields:
    - !Field
      name: SDIO_TIMER_TARGET
      bit_offset: 0
      bit_width: 8
      description: timer count to apply reg_sdio_dcap after sdio power on
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DTHDRV
      bit_offset: 9
      bit_width: 2
      description: Tieh = 1 mode drive ability. Initially set to 0 to limit charge
        current
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DCAP
      bit_offset: 11
      bit_width: 2
      description: ability to prevent LDO from overshoot
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_INITI
      bit_offset: 13
      bit_width: 2
      description: 'add resistor from ldo output to ground. 0: no res'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_EN_INITI
      bit_offset: 15
      bit_width: 1
      description: 0 to set init[1:0]=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DCURLIM
      bit_offset: 16
      bit_width: 3
      description: tune current limit threshold when tieh = 0. About 800mA/(8+d)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_MODECURLIM
      bit_offset: 19
      bit_width: 1
      description: select current limit mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ENCURLIM
      bit_offset: 20
      bit_width: 1
      description: enable current limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_REG_PD_EN
      bit_offset: 21
      bit_width: 1
      description: power down SDIO_REG in sleep. Only active when reg_sdio_force =
        0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_FORCE
      bit_offset: 22
      bit_width: 1
      description: '1: use SW option to control SDIO_REG'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_TIEH
      bit_offset: 23
      bit_width: 1
      description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: _1P8_READY
      bit_offset: 24
      bit_width: 1
      description: read only register for REG1P8_READY
      read_allowed: true
      write_allowed: false
    - !Field
      name: DREFL_SDIO
      bit_offset: 25
      bit_width: 2
      description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFM_SDIO
      bit_offset: 27
      bit_width: 2
      description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFH_SDIO
      bit_offset: 29
      bit_width: 2
      description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SDIO
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_BIAS_CONF
    addr: 0x7c
    size_bits: 32
    description: rtc configure register
    reset_value: 0x10800
    fields:
    - !Field
      name: DG_VDD_DRV_B_SLP
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_VDD_DRV_B_SLP_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_IDLE
      bit_offset: 10
      bit_width: 1
      description: bias buf when rtc in normal work state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_WAKE
      bit_offset: 11
      bit_width: 1
      description: bias buf when rtc in wakeup state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_DEEP_SLP
      bit_offset: 12
      bit_width: 1
      description: bias buf when rtc in sleep state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_MONITOR
      bit_offset: 13
      bit_width: 1
      description: bias buf when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_CUR_DEEP_SLP
      bit_offset: 14
      bit_width: 1
      description: xpd cur when rtc in sleep_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_CUR_MONITOR
      bit_offset: 15
      bit_width: 1
      description: xpd cur when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_DEEP_SLP
      bit_offset: 16
      bit_width: 1
      description: bias_sleep when rtc in sleep_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_MONITOR
      bit_offset: 17
      bit_width: 1
      description: bias_sleep when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_DEEP_SLP
      bit_offset: 18
      bit_width: 4
      description: DBG_ATTEN when rtc in sleep state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_MONITOR
      bit_offset: 22
      bit_width: 4
      description: DBG_ATTEN when rtc in monitor state
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC
    addr: 0x80
    size_bits: 32
    description: rtc configure register
    reset_value: 0xa0000000
    fields:
    - !Field
      name: DIG_REG_CAL_EN
      bit_offset: 7
      bit_width: 1
      description: software enable digital regulator cali
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCK_DCAP
      bit_offset: 14
      bit_width: 8
      description: SCK_DCAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PD
      bit_offset: 28
      bit_width: 1
      description: RTC_DBOOST force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PU
      bit_offset: 29
      bit_width: 1
      description: RTC_DBOOST force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGULATOR_FORCE_PD
      bit_offset: 30
      bit_width: 1
      description: RTC_REG force power down (for RTC_REG power down means decrease
        the voltage to 0.8v or lower )
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGULATOR_FORCE_PU
      bit_offset: 31
      bit_width: 1
      description: RTC_REG force power up
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PWC
    addr: 0x84
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_PAD_FORCE_HOLD
      bit_offset: 21
      bit_width: 1
      description: rtc pad force hold
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PWC
    addr: 0x88
    size_bits: 32
    description: rtc configure register
    reset_value: 0x555010
    fields:
    - !Field
      name: VDD_SPI_PWR_DRV
      bit_offset: 0
      bit_width: 2
      description: vdd_spi drv's software value
      read_allowed: true
      write_allowed: true
    - !Field
      name: VDD_SPI_PWR_FORCE
      bit_offset: 2
      bit_width: 1
      description: vdd_spi drv use software value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSLP_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: memories in digital core force PD in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSLP_MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: memories in digital core force PU in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_PD
      bit_offset: 11
      bit_width: 1
      description: bt force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_PU
      bit_offset: 12
      bit_width: 1
      description: bt force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_PD
      bit_offset: 13
      bit_width: 1
      description: digital peri force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_PU
      bit_offset: 14
      bit_width: 1
      description: digital peri force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FASTMEM_FORCE_LPD
      bit_offset: 15
      bit_width: 1
      description: fastmemory  retention mode in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_FASTMEM_FORCE_LPU
      bit_offset: 16
      bit_width: 1
      description: fastmemory donlt entry retention mode in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PD
      bit_offset: 17
      bit_width: 1
      description: wifi force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PU
      bit_offset: 18
      bit_width: 1
      description: wifi force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PD
      bit_offset: 19
      bit_width: 1
      description: digital core force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PU
      bit_offset: 20
      bit_width: 1
      description: digital core force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_PD
      bit_offset: 21
      bit_width: 1
      description: cpu core force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_PU
      bit_offset: 22
      bit_width: 1
      description: cpu force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_PD_EN
      bit_offset: 27
      bit_width: 1
      description: enable power down bt in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_PD_EN
      bit_offset: 28
      bit_width: 1
      description: enable power down digital peri in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_PD_EN
      bit_offset: 29
      bit_width: 1
      description: enable power down cpu in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_PD_EN
      bit_offset: 30
      bit_width: 1
      description: enable power down wifi in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_PD_EN
      bit_offset: 31
      bit_width: 1
      description: enable power down digital wrap in sleep
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_ISO
    addr: 0x8c
    size_bits: 32
    description: rtc configure register
    reset_value: 0xaa805080
    fields:
    - !Field
      name: FORCE_OFF
      bit_offset: 7
      bit_width: 1
      description: DIG_ISO force off
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_ON
      bit_offset: 8
      bit_width: 1
      description: DIG_ISO force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD
      bit_offset: 9
      bit_width: 1
      description: read only register to indicate digital pad auto-hold status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLR_DG_PAD_AUTOHOLD
      bit_offset: 10
      bit_width: 1
      description: wtite only register to clear digital pad auto-hold
      read_allowed: false
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD_EN
      bit_offset: 11
      bit_width: 1
      description: digital pad enable auto-hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_NOISO
      bit_offset: 12
      bit_width: 1
      description: digital pad force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_ISO
      bit_offset: 13
      bit_width: 1
      description: digital pad force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_UNHOLD
      bit_offset: 14
      bit_width: 1
      description: digital pad force un-hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_HOLD
      bit_offset: 15
      bit_width: 1
      description: digital pad force hold
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_ISO
      bit_offset: 22
      bit_width: 1
      description: bt force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_FORCE_NOISO
      bit_offset: 23
      bit_width: 1
      description: bt force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      description: Digital peri force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PERI_FORCE_NOISO
      bit_offset: 25
      bit_width: 1
      description: digital peri force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_ISO
      bit_offset: 26
      bit_width: 1
      description: cpu force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_TOP_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      description: cpu force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_ISO
      bit_offset: 28
      bit_width: 1
      description: wifi force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_NOISO
      bit_offset: 29
      bit_width: 1
      description: wifi force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_ISO
      bit_offset: 30
      bit_width: 1
      description: digital core force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NOISO
      bit_offset: 31
      bit_width: 1
      description: digital core force no ISO
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG0
    addr: 0x90
    size_bits: 32
    description: rtc configure register
    reset_value: 0x13214
    fields:
    - !Field
      name: WDT_CHIP_RESET_WIDTH
      bit_offset: 0
      bit_width: 8
      description: chip reset siginal pulse width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CHIP_RESET_EN
      bit_offset: 8
      bit_width: 1
      description: wdt reset whole chip enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PAUSE_IN_SLP
      bit_offset: 9
      bit_width: 1
      description: pause WDT in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 10
      bit_width: 1
      description: enable WDT reset APP CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 11
      bit_width: 1
      description: enable WDT reset PRO CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 12
      bit_width: 1
      description: enable WDT in flash boot
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 13
      bit_width: 3
      description: system reset counter length
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 16
      bit_width: 3
      description: CPU reset counter length
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 19
      bit_width: 3
      description: '1: interrupt stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 22
      bit_width: 3
      description: '1: interrupt stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 25
      bit_width: 3
      description: '1: interrupt stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 28
      bit_width: 3
      description: '1: interrupt stage en'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: enable rtc wdt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG1
    addr: 0x94
    size_bits: 32
    description: rtc configure register
    reset_value: 0x30d40
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: the hold time of stage0
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG2
    addr: 0x98
    size_bits: 32
    description: rtc configure register
    reset_value: 0x13880
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: the hold time of stage1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG3
    addr: 0x9c
    size_bits: 32
    description: rtc configure register
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: the hold time of stage2
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTCONFIG4
    addr: 0xa0
    size_bits: 32
    description: rtc configure register
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: the hold time of stage3
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_WDTFEED
    addr: 0xa4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_WDT_FEED
      bit_offset: 31
      bit_width: 1
      description: sw feed rtc wdt
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_WDTWPROTECT
    addr: 0xa8
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: the key of rtc wdt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SWD_CONF
    addr: 0xac
    size_bits: 32
    description: rtc configure register
    reset_value: 0x4b00000
    fields:
    - !Field
      name: SWD_RESET_FLAG
      bit_offset: 0
      bit_width: 1
      description: swd reset flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_FEED_INT
      bit_offset: 1
      bit_width: 1
      description: swd interrupt for feeding
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_BYPASS_RST
      bit_offset: 17
      bit_width: 1
      description: Bypass swd rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_SIGNAL_WIDTH
      bit_offset: 18
      bit_width: 10
      description: adjust signal width send to swd
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_RST_FLAG_CLR
      bit_offset: 28
      bit_width: 1
      description: reset swd reset flag
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_FEED
      bit_offset: 29
      bit_width: 1
      description: Sw feed swd
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_DISABLE
      bit_offset: 30
      bit_width: 1
      description: disabel SWD
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_AUTO_FEED_EN
      bit_offset: 31
      bit_width: 1
      description: automatically feed swd when int comes
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SWD_WPROTECT
    addr: 0xb0
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SWD_WKEY
      bit_offset: 0
      bit_width: 32
      description: the key of super wdt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SW_CPU_STALL
    addr: 0xb4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SW_STALL_APPCPU_C1
      bit_offset: 20
      bit_width: 6
      description: '{reg_sw_stall_appcpu_c1[5:0]'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C1
      bit_offset: 26
      bit_width: 6
      description: stall cpu by software
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE4
    addr: 0xb8
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH4
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE5
    addr: 0xbc
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH5
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE6
    addr: 0xc0
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH6
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STORE7
    addr: 0xc4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_SCRATCH7
      bit_offset: 0
      bit_width: 32
      description: reserved register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_LOW_POWER_ST
    addr: 0xc8
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: XPD_ROM0
      bit_offset: 0
      bit_width: 1
      description: rom0 power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_DIG_DCDC
      bit_offset: 2
      bit_width: 1
      description: External DCDC power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_PERI_ISO
      bit_offset: 3
      bit_width: 1
      description: rtc peripheral iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_RTC_PERI
      bit_offset: 4
      bit_width: 1
      description: rtc peripheral power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: WIFI_ISO
      bit_offset: 5
      bit_width: 1
      description: wifi iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_WIFI
      bit_offset: 6
      bit_width: 1
      description: wifi wrap power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIG_ISO
      bit_offset: 7
      bit_width: 1
      description: digital wrap iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_DIG
      bit_offset: 8
      bit_width: 1
      description: digital wrap power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_START
      bit_offset: 9
      bit_width: 1
      description: touch should start to work
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_SWITCH
      bit_offset: 10
      bit_width: 1
      description: touch is about to working. Switch rtc main state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_SLP
      bit_offset: 11
      bit_width: 1
      description: touch is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_TOUCH_STATE_DONE
      bit_offset: 12
      bit_width: 1
      description: touch is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_START
      bit_offset: 13
      bit_width: 1
      description: ulp/cocpu should start to work
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_SWITCH
      bit_offset: 14
      bit_width: 1
      description: ulp/cocpu is about to working. Switch rtc main state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_SLP
      bit_offset: 15
      bit_width: 1
      description: ulp/cocpu is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_COCPU_STATE_DONE
      bit_offset: 16
      bit_width: 1
      description: ulp/cocpu is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_XTAL_ISO
      bit_offset: 17
      bit_width: 1
      description: no use any more
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_PLL_ON
      bit_offset: 18
      bit_width: 1
      description: rtc main state machine is in states that pll should be running
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_RDY_FOR_WAKEUP
      bit_offset: 19
      bit_width: 1
      description: rtc is ready to receive wake up trigger from wake up source
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_WAIT_END
      bit_offset: 20
      bit_width: 1
      description: rtc main state machine has been waited for some cycles
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_IN_WAKEUP_STATE
      bit_offset: 21
      bit_width: 1
      description: rtc main state machine is in the states of wakeup process
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_IN_LOW_POWER_STATE
      bit_offset: 22
      bit_width: 1
      description: rtc main state machine is in the states of low power
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_WAIT_8M
      bit_offset: 23
      bit_width: 1
      description: rtc main state machine is in wait 8m state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_WAIT_PLL
      bit_offset: 24
      bit_width: 1
      description: rtc main state machine is in wait pll state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_WAIT_XTL
      bit_offset: 25
      bit_width: 1
      description: rtc main state machine is in wait xtal state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_SLP
      bit_offset: 26
      bit_width: 1
      description: rtc main state machine is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE_IN_IDLE
      bit_offset: 27
      bit_width: 1
      description: rtc main state machine is in idle state
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_MAIN_STATE
      bit_offset: 28
      bit_width: 4
      description: rtc main state machine status
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_DIAG0
    addr: 0xcc
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_LOW_POWER_DIAG1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_PAD_HOLD
    addr: 0xd0
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_GPIO_PIN0_HOLD
      bit_offset: 0
      bit_width: 1
      description: the hold configure of rtc gpio0
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN1_HOLD
      bit_offset: 1
      bit_width: 1
      description: the hold configure of rtc gpio1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN2_HOLD
      bit_offset: 2
      bit_width: 1
      description: the hold configure of rtc gpio2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN3_HOLD
      bit_offset: 3
      bit_width: 1
      description: the hold configure of rtc gpio3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN4_HOLD
      bit_offset: 4
      bit_width: 1
      description: the hold configure of rtc gpio4
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN5_HOLD
      bit_offset: 5
      bit_width: 1
      description: the hold configure of rtc gpio5
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PAD_HOLD
    addr: 0xd4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: DIG_PAD_HOLD
      bit_offset: 0
      bit_width: 32
      description: the configure of digital pad
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_BROWN_OUT
    addr: 0xd8
    size_bits: 32
    description: rtc configure register
    reset_value: 0x43ff0010
    fields:
    - !Field
      name: BROWN_OUT_INT_WAIT
      bit_offset: 4
      bit_width: 10
      description: brown out interrupt wait cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_CLOSE_FLASH_ENA
      bit_offset: 14
      bit_width: 1
      description: enable close flash when brown out happens
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_PD_RF_ENA
      bit_offset: 15
      bit_width: 1
      description: enable power down RF when brown out happens
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_RST_WAIT
      bit_offset: 16
      bit_width: 10
      description: brown out reset wait cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_RST_ENA
      bit_offset: 26
      bit_width: 1
      description: enable brown out reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_RST_SEL
      bit_offset: 27
      bit_width: 1
      description: '1:  4-pos reset'
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_ANA_RST_EN
      bit_offset: 28
      bit_width: 1
      description: brown_out origin reset enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_CNT_CLR
      bit_offset: 29
      bit_width: 1
      description: clear brown out counter
      read_allowed: false
      write_allowed: true
    - !Field
      name: BROWN_OUT_ENA
      bit_offset: 30
      bit_width: 1
      description: enable brown out
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET
      bit_offset: 31
      bit_width: 1
      description: the flag of brown det from analog
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_TIME_LOW1
    addr: 0xdc
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_TIMER_VALUE1_LOW
      bit_offset: 0
      bit_width: 32
      description: RTC timer low 32 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_TIME_HIGH1
    addr: 0xe0
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_TIMER_VALUE1_HIGH
      bit_offset: 0
      bit_width: 16
      description: RTC timer high 16 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_XTAL32K_CLK_FACTOR
    addr: 0xe4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: XTAL32K_CLK_FACTOR
      bit_offset: 0
      bit_width: 32
      description: xtal 32k watch dog backup clock factor
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_XTAL32K_CONF
    addr: 0xe8
    size_bits: 32
    description: rtc configure register
    reset_value: 0xff00000
    fields:
    - !Field
      name: XTAL32K_RETURN_WAIT
      bit_offset: 0
      bit_width: 4
      description: cycles to wait to return noral xtal 32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_RESTART_WAIT
      bit_offset: 4
      bit_width: 16
      description: cycles to wait to repower on xtal 32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_TIMEOUT
      bit_offset: 20
      bit_width: 8
      description: If no clock detected for this amount of time
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_STABLE_THRES
      bit_offset: 28
      bit_width: 4
      description: if restarted xtal32k period is smaller than this
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_USB_CONF
    addr: 0xec
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: IO_MUX_RESET_DISABLE
      bit_offset: 18
      bit_width: 1
      description: disable io_mux reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_REJECT_CAUSE
    addr: 0xf0
    size_bits: 32
    description: RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG
    fields:
    - !Field
      name: REJECT_CAUSE
      bit_offset: 0
      bit_width: 18
      description: sleep reject cause
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_OPTION1
    addr: 0xf4
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: FORCE_DOWNLOAD_BOOT
      bit_offset: 0
      bit_width: 1
      description: force chip entry download mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_SLP_WAKEUP_CAUSE
    addr: 0xf8
    size_bits: 32
    description: RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG
    fields:
    - !Field
      name: WAKEUP_CAUSE
      bit_offset: 0
      bit_width: 17
      description: sleep wakeup cause
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_ULP_CP_TIMER_1
    addr: 0xfc
    size_bits: 32
    description: rtc configure register
    reset_value: 0xc800
    fields:
    - !Field
      name: ULP_CP_TIMER_SLP_CYCLE
      bit_offset: 8
      bit_width: 24
      description: sleep cycles for ULP-coprocessor timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA_RTC_W1TS
    addr: 0x100
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA_W1TS
      bit_offset: 0
      bit_width: 1
      description: enable sleep wakeup interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA_W1TS
      bit_offset: 1
      bit_width: 1
      description: enable sleep reject interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_ENA_W1TS
      bit_offset: 3
      bit_width: 1
      description: enable RTC WDT interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_ENA_W1TS
      bit_offset: 9
      bit_width: 1
      description: enable brown out interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_ENA_W1TS
      bit_offset: 10
      bit_width: 1
      description: enable RTC main timer interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_ENA_W1TS
      bit_offset: 15
      bit_width: 1
      description: enable super watch dog interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ENA_W1TS
      bit_offset: 16
      bit_width: 1
      description: enable xtal32k_dead  interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_ENA_W1TS
      bit_offset: 19
      bit_width: 1
      description: enbale gitch det interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BBPLL_CAL_INT_ENA_W1TS
      bit_offset: 20
      bit_width: 1
      description: enbale bbpll cal interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA_RTC_W1TC
    addr: 0x104
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA_W1TC
      bit_offset: 0
      bit_width: 1
      description: clear sleep wakeup interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA_W1TC
      bit_offset: 1
      bit_width: 1
      description: clear sleep reject interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_WDT_INT_ENA_W1TC
      bit_offset: 3
      bit_width: 1
      description: clear RTC WDT interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BROWN_OUT_INT_ENA_W1TC
      bit_offset: 9
      bit_width: 1
      description: clear brown out interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_MAIN_TIMER_INT_ENA_W1TC
      bit_offset: 10
      bit_width: 1
      description: Clear RTC main timer interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_SWD_INT_ENA_W1TC
      bit_offset: 15
      bit_width: 1
      description: clear super watch dog interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_XTAL32K_DEAD_INT_ENA_W1TC
      bit_offset: 16
      bit_width: 1
      description: clear xtal32k_dead  interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_GLITCH_DET_INT_ENA_W1TC
      bit_offset: 19
      bit_width: 1
      description: clear gitch det interrupt enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: RTC_BBPLL_CAL_INT_ENA_W1TC
      bit_offset: 20
      bit_width: 1
      description: clear bbpll cal interrupt enable
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_CNTL_RETENTION_CTRL
    addr: 0x108
    size_bits: 32
    description: rtc configure register
    reset_value: 0xa0d00000
    fields:
    - !Field
      name: RETENTION_CLK_SEL
      bit_offset: 18
      bit_width: 1
      description: Retention clk sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_DONE_WAIT
      bit_offset: 19
      bit_width: 3
      description: Retention done wait time
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_CLKOFF_WAIT
      bit_offset: 22
      bit_width: 4
      description: Retention clkoff wait time
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_EN
      bit_offset: 26
      bit_width: 1
      description: enable cpu retention when light sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: RETENTION_WAIT
      bit_offset: 27
      bit_width: 5
      description: wait cycles for rention operation
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_FIB_SEL
    addr: 0x10c
    size_bits: 32
    description: rtc configure register
    reset_value: 0x7
    fields:
    - !Field
      name: RTC_FIB_SEL
      bit_offset: 0
      bit_width: 3
      description: select use analog fib signal
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CNTL_GPIO_WAKEUP
    addr: 0x110
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_GPIO_WAKEUP_STATUS
      bit_offset: 0
      bit_width: 6
      description: rtc gpio wakeup flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_GPIO_WAKEUP_STATUS_CLR
      bit_offset: 6
      bit_width: 1
      description: clear rtc gpio wakeup flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN_CLK_GATE
      bit_offset: 7
      bit_width: 1
      description: enable rtc io clk gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN5_INT_TYPE
      bit_offset: 8
      bit_width: 3
      description: configure gpio wakeup type
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN4_INT_TYPE
      bit_offset: 11
      bit_width: 3
      description: configure gpio wakeup type
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN3_INT_TYPE
      bit_offset: 14
      bit_width: 3
      description: configure gpio wakeup type
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN2_INT_TYPE
      bit_offset: 17
      bit_width: 3
      description: configure gpio wakeup type
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN1_INT_TYPE
      bit_offset: 20
      bit_width: 3
      description: configure gpio wakeup type
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN0_INT_TYPE
      bit_offset: 23
      bit_width: 3
      description: configure gpio wakeup type
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN5_WAKEUP_ENABLE
      bit_offset: 26
      bit_width: 1
      description: enable wakeup from rtc gpio5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN4_WAKEUP_ENABLE
      bit_offset: 27
      bit_width: 1
      description: enable wakeup from rtc gpio4
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN3_WAKEUP_ENABLE
      bit_offset: 28
      bit_width: 1
      description: enable wakeup from rtc gpio3
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN2_WAKEUP_ENABLE
      bit_offset: 29
      bit_width: 1
      description: enable wakeup from rtc gpio2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN1_WAKEUP_ENABLE
      bit_offset: 30
      bit_width: 1
      description: enable wakeup from rtc gpio1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 31
      bit_width: 1
      description: enable wakeup from rtc gpio0
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CNTL_DBG_SEL
    addr: 0x114
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_DEBUG_12M_NO_GATING
      bit_offset: 1
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_BIT_SEL
      bit_offset: 2
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL0
      bit_offset: 7
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL1
      bit_offset: 12
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL2
      bit_offset: 17
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL3
      bit_offset: 22
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL4
      bit_offset: 27
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CNTL_DBG_MAP
    addr: 0x118
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: RTC_GPIO_PIN5_MUX_SEL
      bit_offset: 2
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN4_MUX_SEL
      bit_offset: 3
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN3_MUX_SEL
      bit_offset: 4
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN2_MUX_SEL
      bit_offset: 5
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN1_MUX_SEL
      bit_offset: 6
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN0_MUX_SEL
      bit_offset: 7
      bit_width: 1
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN5_FUN_SEL
      bit_offset: 8
      bit_width: 4
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN4_FUN_SEL
      bit_offset: 12
      bit_width: 4
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN3_FUN_SEL
      bit_offset: 16
      bit_width: 4
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN2_FUN_SEL
      bit_offset: 20
      bit_width: 4
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN1_FUN_SEL
      bit_offset: 24
      bit_width: 4
      description: use for debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_GPIO_PIN0_FUN_SEL
      bit_offset: 28
      bit_width: 4
      description: use for debug
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CNTL_SENSOR_CTRL
    addr: 0x11c
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SAR2_PWDET_CCT
      bit_offset: 27
      bit_width: 3
      description: reg_sar2_pwdet_cct
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XPD_SAR
      bit_offset: 30
      bit_width: 2
      description: force power up SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CNTL_DBG_SAR_SEL
    addr: 0x120
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: SAR_DEBUG_SEL
      bit_offset: 27
      bit_width: 5
      description: use for debug
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_CNTL_PG_CTRL
    addr: 0x124
    size_bits: 32
    description: rtc configure register
    fields:
    - !Field
      name: POWER_GLITCH_DSENSE
      bit_offset: 26
      bit_width: 2
      description: power glitch desense
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_FORCE_PD
      bit_offset: 28
      bit_width: 1
      description: force disable power glitch
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_FORCE_PU
      bit_offset: 29
      bit_width: 1
      description: force enable power glitch
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_EFUSE_SEL
      bit_offset: 30
      bit_width: 1
      description: use efuse value control power glitch enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWER_GLITCH_EN
      bit_offset: 31
      bit_width: 1
      description: enable power glitch
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x1fc
    size_bits: 32
    description: rtc configure register
    reset_value: 0x2007270
    fields:
    - !Field
      name: RTC_CNTL_DATE
      bit_offset: 0
      bit_width: 28
      description: verision
      read_allowed: true
      write_allowed: true
- !Module
  name: SENSITIVE
  description: Sensitive
  base_addr: 0x600c1000
  size: 0x178
  registers:
  - !Register
    name: ROM_TABLE_LOCK
    addr: 0x0
    size_bits: 32
    description: SENSITIVE_ROM_TABLE_LOCK_REG
    fields:
    - !Field
      name: ROM_TABLE_LOCK
      bit_offset: 0
      bit_width: 1
      description: rom_table_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_TABLE
    addr: 0x4
    size_bits: 32
    description: SENSITIVE_ROM_TABLE_REG
    fields:
    - !Field
      name: ROM_TABLE
      bit_offset: 0
      bit_width: 32
      description: rom_table
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRIVILEGE_MODE_SEL_LOCK
    addr: 0x8
    size_bits: 32
    description: SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG
    fields:
    - !Field
      name: PRIVILEGE_MODE_SEL_LOCK
      bit_offset: 0
      bit_width: 1
      description: privilege_mode_sel_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRIVILEGE_MODE_SEL
    addr: 0xc
    size_bits: 32
    description: SENSITIVE_PRIVILEGE_MODE_SEL_REG
    fields:
    - !Field
      name: PRIVILEGE_MODE_SEL
      bit_offset: 0
      bit_width: 1
      description: privilege_mode_sel
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_ACCESS_0
    addr: 0x10
    size_bits: 32
    description: SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG
    fields:
    - !Field
      name: APB_PERIPHERAL_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: apb_peripheral_access_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_ACCESS_1
    addr: 0x14
    size_bits: 32
    description: SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG
    reset_value: 0x1
    fields:
    - !Field
      name: APB_PERIPHERAL_ACCESS_SPLIT_BURST
      bit_offset: 0
      bit_width: 1
      description: apb_peripheral_access_split_burst
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_0
    addr: 0x18
    size_bits: 32
    description: SENSITIVE_INTERNAL_SRAM_USAGE_0_REG
    fields:
    - !Field
      name: INTERNAL_SRAM_USAGE_LOCK
      bit_offset: 0
      bit_width: 1
      description: internal_sram_usage_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_1
    addr: 0x1c
    size_bits: 32
    description: SENSITIVE_INTERNAL_SRAM_USAGE_1_REG
    reset_value: 0xf
    fields:
    - !Field
      name: INTERNAL_SRAM_USAGE_CPU_CACHE
      bit_offset: 0
      bit_width: 1
      description: internal_sram_usage_cpu_cache
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_USAGE_CPU_SRAM
      bit_offset: 1
      bit_width: 3
      description: internal_sram_usage_cpu_sram
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_3
    addr: 0x20
    size_bits: 32
    description: SENSITIVE_INTERNAL_SRAM_USAGE_3_REG
    fields:
    - !Field
      name: INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM
      bit_offset: 0
      bit_width: 3
      description: internal_sram_usage_mac_dump_sram
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTERNAL_SRAM_ALLOC_MAC_DUMP
      bit_offset: 3
      bit_width: 1
      description: internal_sram_alloc_mac_dump
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERNAL_SRAM_USAGE_4
    addr: 0x24
    size_bits: 32
    description: SENSITIVE_INTERNAL_SRAM_USAGE_4_REG
    fields:
    - !Field
      name: INTERNAL_SRAM_USAGE_LOG_SRAM
      bit_offset: 0
      bit_width: 1
      description: internal_sram_usage_log_sram
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_ACCESS_0
    addr: 0x28
    size_bits: 32
    description: SENSITIVE_CACHE_TAG_ACCESS_0_REG
    fields:
    - !Field
      name: CACHE_TAG_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: cache_tag_access_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_ACCESS_1
    addr: 0x2c
    size_bits: 32
    description: SENSITIVE_CACHE_TAG_ACCESS_1_REG
    reset_value: 0xf
    fields:
    - !Field
      name: PRO_I_TAG_RD_ACS
      bit_offset: 0
      bit_width: 1
      description: pro_i_tag_rd_acs
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_I_TAG_WR_ACS
      bit_offset: 1
      bit_width: 1
      description: pro_i_tag_wr_acs
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_D_TAG_RD_ACS
      bit_offset: 2
      bit_width: 1
      description: pro_d_tag_rd_acs
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_D_TAG_WR_ACS
      bit_offset: 3
      bit_width: 1
      description: pro_d_tag_wr_acs
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_ACCESS_0
    addr: 0x30
    size_bits: 32
    description: SENSITIVE_CACHE_MMU_ACCESS_0_REG
    fields:
    - !Field
      name: CACHE_MMU_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: cache_mmu_access_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_ACCESS_1
    addr: 0x34
    size_bits: 32
    description: SENSITIVE_CACHE_MMU_ACCESS_1_REG
    reset_value: 0x3
    fields:
    - !Field
      name: PRO_MMU_RD_ACS
      bit_offset: 0
      bit_width: 1
      description: pro_mmu_rd_acs
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_MMU_WR_ACS
      bit_offset: 1
      bit_width: 1
      description: pro_mmu_wr_acs
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_0
    addr: 0x38
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_spi2_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_1
    addr: 0x3c
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_spi2_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0
    addr: 0x40
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_uchi0_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1
    addr: 0x44
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_0
    addr: 0x48
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_i2s0_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_1
    addr: 0x4c
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_MAC_PMS_CONSTRAIN_0
    addr: 0x50
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_mac_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_MAC_PMS_CONSTRAIN_1
    addr: 0x54
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_mac_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0
    addr: 0x58
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_backup_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1
    addr: 0x5c
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_backup_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_LC_PMS_CONSTRAIN_0
    addr: 0x60
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_lc_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_LC_PMS_CONSTRAIN_1
    addr: 0x64
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_lc_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_AES_PMS_CONSTRAIN_0
    addr: 0x68
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_aes_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_AES_PMS_CONSTRAIN_1
    addr: 0x6c
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_aes_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SHA_PMS_CONSTRAIN_0
    addr: 0x70
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_sha_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_SHA_PMS_CONSTRAIN_1
    addr: 0x74
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_sha_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0
    addr: 0x78
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_adc_dac_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1
    addr: 0x7c
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG
    reset_value: 0xff0ff
    fields:
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_0
    addr: 0x80
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_pms_monitor_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_1
    addr: 0x84
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG
    reset_value: 0x3
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_pms_monitor_violate_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: dma_apbperi_pms_monitor_violate_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_2
    addr: 0x88
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_pms_monitor_violate_intr
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 1
      bit_width: 2
      description: dma_apbperi_pms_monitor_violate_status_world
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 3
      bit_width: 24
      description: dma_apbperi_pms_monitor_violate_status_addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_APBPERI_PMS_MONITOR_3
    addr: 0x8c
    size_bits: 32
    description: SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG
    fields:
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 0
      bit_width: 1
      description: dma_apbperi_pms_monitor_violate_status_wr
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
      bit_offset: 1
      bit_width: 4
      description: dma_apbperi_pms_monitor_violate_status_byteen
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0
    addr: 0x90
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_x_iram0_dram0_dma_split_line_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1
    addr: 0x94
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: core_x_iram0_dram0_dma_sram_category_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: core_x_iram0_dram0_dma_sram_category_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: core_x_iram0_dram0_dma_sram_category_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: core_x_iram0_dram0_dma_sram_splitaddr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2
    addr: 0x98
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: core_x_iram0_sram_line_0_category_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: core_x_iram0_sram_line_0_category_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: core_x_iram0_sram_line_0_category_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: core_x_iram0_sram_line_0_splitaddr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3
    addr: 0x9c
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: core_x_iram0_sram_line_1_category_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: core_x_iram0_sram_line_1_category_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: core_x_iram0_sram_line_1_category_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: core_x_iram0_sram_line_1_splitaddr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4
    addr: 0xa0
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG
    fields:
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: core_x_dram0_dma_sram_line_0_category_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: core_x_dram0_dma_sram_line_0_category_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: core_x_dram0_dma_sram_line_0_category_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: core_x_dram0_dma_sram_line_0_splitaddr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5
    addr: 0xa4
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG
    fields:
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0
      bit_offset: 0
      bit_width: 2
      description: core_x_dram0_dma_sram_line_1_category_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1
      bit_offset: 2
      bit_width: 2
      description: core_x_dram0_dma_sram_line_1_category_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2
      bit_offset: 4
      bit_width: 2
      description: core_x_dram0_dma_sram_line_1_category_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR
      bit_offset: 14
      bit_width: 8
      description: core_x_dram0_dma_sram_line_1_splitaddr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_PMS_CONSTRAIN_0
    addr: 0xa8
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_x_iram0_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_PMS_CONSTRAIN_1
    addr: 0xac
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG
    reset_value: 0x1c7fff
    fields:
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 0
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 3
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 6
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 9
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0
      bit_offset: 12
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_1_cachedataarray_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
      bit_offset: 18
      bit_width: 3
      description: core_x_iram0_pms_constrain_rom_world_1_pms
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_IRAM0_PMS_CONSTRAIN_2
    addr: 0xb0
    size_bits: 32
    description: SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG
    reset_value: 0x1c7fff
    fields:
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 3
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 6
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 9
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0
      bit_offset: 12
      bit_width: 3
      description: core_x_iram0_pms_constrain_sram_world_0_cachedataarray_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
      bit_offset: 18
      bit_width: 3
      description: core_x_iram0_pms_constrain_rom_world_0_pms
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_0
    addr: 0xb4
    size_bits: 32
    description: SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_0_iram0_pms_monitor_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_1
    addr: 0xb8
    size_bits: 32
    description: SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: core_0_iram0_pms_monitor_violate_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: core_0_iram0_pms_monitor_violate_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_IRAM0_PMS_MONITOR_2
    addr: 0xbc
    size_bits: 32
    description: SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG
    fields:
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: core_0_iram0_pms_monitor_violate_intr
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 1
      bit_width: 1
      description: core_0_iram0_pms_monitor_violate_status_wr
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE
      bit_offset: 2
      bit_width: 1
      description: core_0_iram0_pms_monitor_violate_status_loadstore
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 3
      bit_width: 2
      description: core_0_iram0_pms_monitor_violate_status_world
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 5
      bit_width: 24
      description: core_0_iram0_pms_monitor_violate_status_addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_X_DRAM0_PMS_CONSTRAIN_0
    addr: 0xc0
    size_bits: 32
    description: SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_x_dram0_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_X_DRAM0_PMS_CONSTRAIN_1
    addr: 0xc4
    size_bits: 32
    description: SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG
    reset_value: 0xf0ff0ff
    fields:
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0
      bit_offset: 0
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_0_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1
      bit_offset: 2
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_0_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2
      bit_offset: 4
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_0_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3
      bit_offset: 6
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_0_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0
      bit_offset: 12
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_1_pms_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1
      bit_offset: 14
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_1_pms_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2
      bit_offset: 16
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_1_pms_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3
      bit_offset: 18
      bit_width: 2
      description: core_x_dram0_pms_constrain_sram_world_1_pms_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS
      bit_offset: 24
      bit_width: 2
      description: core_x_dram0_pms_constrain_rom_world_0_pms
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS
      bit_offset: 26
      bit_width: 2
      description: core_x_dram0_pms_constrain_rom_world_1_pms
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_0
    addr: 0xc8
    size_bits: 32
    description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_0_dram0_pms_monitor_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_1
    addr: 0xcc
    size_bits: 32
    description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: core_0_dram0_pms_monitor_violate_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: core_0_dram0_pms_monitor_violate_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_2
    addr: 0xd0
    size_bits: 32
    description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: core_0_dram0_pms_monitor_violate_intr
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK
      bit_offset: 1
      bit_width: 1
      description: core_0_dram0_pms_monitor_violate_status_lock
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD
      bit_offset: 2
      bit_width: 2
      description: core_0_dram0_pms_monitor_violate_status_world
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR
      bit_offset: 4
      bit_width: 24
      description: core_0_dram0_pms_monitor_violate_status_addr
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_DRAM0_PMS_MONITOR_3
    addr: 0xd4
    size_bits: 32
    description: SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG
    fields:
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR
      bit_offset: 0
      bit_width: 1
      description: core_0_dram0_pms_monitor_violate_status_wr
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN
      bit_offset: 1
      bit_width: 4
      description: core_0_dram0_pms_monitor_violate_status_byteen
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_0
    addr: 0xd8
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_0_pif_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_1
    addr: 0xdc
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG
    reset_value: 0xcf0fffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART
      bit_offset: 0
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_uart
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_g0spi_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_g0spi_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_gpio
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2
      bit_offset: 8
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_fe2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE
      bit_offset: 10
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_fe
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER
      bit_offset: 12
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC
      bit_offset: 14
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_io_mux
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG
      bit_offset: 18
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_wdg
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC
      bit_offset: 24
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_misc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_i2c
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1
      bit_offset: 30
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_uart1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_2
    addr: 0xe0
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG
    reset_value: 0xfcc30cf3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT
      bit_offset: 0
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_bt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_i2c_ext0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_uhci0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT
      bit_offset: 10
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_rmt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC
      bit_offset: 16
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_ledc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB
      bit_offset: 22
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_bb
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_timergroup
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_timergroup1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_systimer
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_3
    addr: 0xe4
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG
    reset_value: 0x3cc0cc33
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2
      bit_offset: 0
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_spi_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_apb_ctrl
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN
      bit_offset: 10
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_can
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1
      bit_offset: 14
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_i2s1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT
      bit_offset: 22
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_rwbt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_wifimac
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR
      bit_offset: 28
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_pwr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_4
    addr: 0xe8
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG
    reset_value: 0xfffff3fc
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_usb_wrap
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_crypto_peri
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_crypto_dma
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_apb_adc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_bt_pwr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE
      bit_offset: 14
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_usb_device
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_system
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_sensitive
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_dma_copy
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_cache_config
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_ad
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO
      bit_offset: 28
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_dio
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: core_0_pif_pms_constrain_world_0_world_controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_5
    addr: 0xec
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG
    reset_value: 0xcf0fffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART
      bit_offset: 0
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_uart
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_g0spi_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_g0spi_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_gpio
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2
      bit_offset: 8
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_fe2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE
      bit_offset: 10
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_fe
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER
      bit_offset: 12
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC
      bit_offset: 14
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_io_mux
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG
      bit_offset: 18
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_wdg
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC
      bit_offset: 24
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_misc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_i2c
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1
      bit_offset: 30
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_uart1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_6
    addr: 0xf0
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG
    reset_value: 0xfcc30cf3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT
      bit_offset: 0
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_bt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_i2c_ext0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_uhci0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT
      bit_offset: 10
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_rmt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC
      bit_offset: 16
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_ledc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB
      bit_offset: 22
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_bb
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_timergroup
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_timergroup1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_systimer
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_7
    addr: 0xf4
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG
    reset_value: 0x3cc0cc33
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2
      bit_offset: 0
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_spi_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_apb_ctrl
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN
      bit_offset: 10
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_can
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1
      bit_offset: 14
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_i2s1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT
      bit_offset: 22
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_rwbt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_wifimac
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR
      bit_offset: 28
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_pwr
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_8
    addr: 0xf8
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG
    reset_value: 0xfffff3fc
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_usb_wrap
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_crypto_peri
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_crypto_dma
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_apb_adc
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_bt_pwr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE
      bit_offset: 14
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_usb_device
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM
      bit_offset: 16
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_system
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE
      bit_offset: 18
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_sensitive
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT
      bit_offset: 20
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY
      bit_offset: 22
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_dma_copy
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG
      bit_offset: 24
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_cache_config
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD
      bit_offset: 26
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_ad
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO
      bit_offset: 28
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_dio
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER
      bit_offset: 30
      bit_width: 2
      description: core_0_pif_pms_constrain_world_1_world_controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_9
    addr: 0xfc
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG
    reset_value: 0x3fffff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0
      bit_offset: 0
      bit_width: 11
      description: core_0_pif_pms_constrain_rtcfast_spltaddr_world_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1
      bit_offset: 11
      bit_width: 11
      description: core_0_pif_pms_constrain_rtcfast_spltaddr_world_1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_CONSTRAIN_10
    addr: 0x100
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG
    reset_value: 0xfff
    fields:
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L
      bit_offset: 0
      bit_width: 3
      description: core_0_pif_pms_constrain_rtcfast_world_0_l
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H
      bit_offset: 3
      bit_width: 3
      description: core_0_pif_pms_constrain_rtcfast_world_0_h
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L
      bit_offset: 6
      bit_width: 3
      description: core_0_pif_pms_constrain_rtcfast_world_1_l
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H
      bit_offset: 9
      bit_width: 3
      description: core_0_pif_pms_constrain_rtcfast_world_1_h
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_0
    addr: 0x104
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: region_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_1
    addr: 0x108
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_1_REG
    reset_value: 0x3fff
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_0
      bit_offset: 0
      bit_width: 2
      description: region_pms_constrain_world_0_area_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_1
      bit_offset: 2
      bit_width: 2
      description: region_pms_constrain_world_0_area_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_2
      bit_offset: 4
      bit_width: 2
      description: region_pms_constrain_world_0_area_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_3
      bit_offset: 6
      bit_width: 2
      description: region_pms_constrain_world_0_area_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_4
      bit_offset: 8
      bit_width: 2
      description: region_pms_constrain_world_0_area_4
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_5
      bit_offset: 10
      bit_width: 2
      description: region_pms_constrain_world_0_area_5
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_0_AREA_6
      bit_offset: 12
      bit_width: 2
      description: region_pms_constrain_world_0_area_6
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_2
    addr: 0x10c
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_2_REG
    reset_value: 0x3fff
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_0
      bit_offset: 0
      bit_width: 2
      description: region_pms_constrain_world_1_area_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_1
      bit_offset: 2
      bit_width: 2
      description: region_pms_constrain_world_1_area_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_2
      bit_offset: 4
      bit_width: 2
      description: region_pms_constrain_world_1_area_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_3
      bit_offset: 6
      bit_width: 2
      description: region_pms_constrain_world_1_area_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_4
      bit_offset: 8
      bit_width: 2
      description: region_pms_constrain_world_1_area_4
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_5
      bit_offset: 10
      bit_width: 2
      description: region_pms_constrain_world_1_area_5
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGION_PMS_CONSTRAIN_WORLD_1_AREA_6
      bit_offset: 12
      bit_width: 2
      description: region_pms_constrain_world_1_area_6
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_3
    addr: 0x110
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_3_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_0
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_0
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_4
    addr: 0x114
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_4_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_1
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_1
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_5
    addr: 0x118
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_5_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_2
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_2
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_6
    addr: 0x11c
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_6_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_3
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_7
    addr: 0x120
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_7_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_4
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_4
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_8
    addr: 0x124
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_8_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_5
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_5
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_9
    addr: 0x128
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_9_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_6
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_6
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGION_PMS_CONSTRAIN_10
    addr: 0x12c
    size_bits: 32
    description: SENSITIVE_REGION_PMS_CONSTRAIN_10_REG
    fields:
    - !Field
      name: REGION_PMS_CONSTRAIN_ADDR_7
      bit_offset: 0
      bit_width: 30
      description: region_pms_constrain_addr_7
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_0
    addr: 0x130
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: core_0_pif_pms_monitor_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_1
    addr: 0x134
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: core_0_pif_pms_monitor_violate_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: core_0_pif_pms_monitor_violate_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_2
    addr: 0x138
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: core_0_pif_pms_monitor_violate_intr
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0
      bit_offset: 1
      bit_width: 1
      description: core_0_pif_pms_monitor_violate_status_hport_0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE
      bit_offset: 2
      bit_width: 3
      description: core_0_pif_pms_monitor_violate_status_hsize
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE
      bit_offset: 5
      bit_width: 1
      description: core_0_pif_pms_monitor_violate_status_hwrite
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD
      bit_offset: 6
      bit_width: 2
      description: core_0_pif_pms_monitor_violate_status_hworld
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_3
    addr: 0x13c
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR
      bit_offset: 0
      bit_width: 32
      description: core_0_pif_pms_monitor_violate_status_haddr
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_4
    addr: 0x140
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG
    reset_value: 0x3
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: core_0_pif_pms_monitor_nonword_violate_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: core_0_pif_pms_monitor_nonword_violate_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_5
    addr: 0x144
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: core_0_pif_pms_monitor_nonword_violate_intr
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
      bit_offset: 1
      bit_width: 2
      description: core_0_pif_pms_monitor_nonword_violate_status_hsize
      read_allowed: true
      write_allowed: false
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD
      bit_offset: 3
      bit_width: 2
      description: core_0_pif_pms_monitor_nonword_violate_status_hworld
      read_allowed: true
      write_allowed: false
  - !Register
    name: CORE_0_PIF_PMS_MONITOR_6
    addr: 0x148
    size_bits: 32
    description: SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG
    fields:
    - !Field
      name: CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
      bit_offset: 0
      bit_width: 32
      description: core_0_pif_pms_monitor_nonword_violate_status_haddr
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_0
    addr: 0x14c
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_LOCK
      bit_offset: 0
      bit_width: 1
      description: backup_bus_pms_constrain_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_1
    addr: 0x150
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG
    reset_value: 0xcf0fffff
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UART
      bit_offset: 0
      bit_width: 2
      description: backup_bus_pms_constrain_uart
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1
      bit_offset: 2
      bit_width: 2
      description: backup_bus_pms_constrain_g0spi_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0
      bit_offset: 4
      bit_width: 2
      description: backup_bus_pms_constrain_g0spi_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_GPIO
      bit_offset: 6
      bit_width: 2
      description: backup_bus_pms_constrain_gpio
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_FE2
      bit_offset: 8
      bit_width: 2
      description: backup_bus_pms_constrain_fe2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_FE
      bit_offset: 10
      bit_width: 2
      description: backup_bus_pms_constrain_fe
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_TIMER
      bit_offset: 12
      bit_width: 2
      description: backup_bus_pms_constrain_timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RTC
      bit_offset: 14
      bit_width: 2
      description: backup_bus_pms_constrain_rtc
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_IO_MUX
      bit_offset: 16
      bit_width: 2
      description: backup_bus_pms_constrain_io_mux
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_WDG
      bit_offset: 18
      bit_width: 2
      description: backup_bus_pms_constrain_wdg
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_MISC
      bit_offset: 24
      bit_width: 2
      description: backup_bus_pms_constrain_misc
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2C
      bit_offset: 26
      bit_width: 2
      description: backup_bus_pms_constrain_i2c
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UART1
      bit_offset: 30
      bit_width: 2
      description: backup_bus_pms_constrain_uart1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_2
    addr: 0x154
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG
    reset_value: 0xfcc30cf3
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BT
      bit_offset: 0
      bit_width: 2
      description: backup_bus_pms_constrain_bt
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0
      bit_offset: 4
      bit_width: 2
      description: backup_bus_pms_constrain_i2c_ext0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_UHCI0
      bit_offset: 6
      bit_width: 2
      description: backup_bus_pms_constrain_uhci0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RMT
      bit_offset: 10
      bit_width: 2
      description: backup_bus_pms_constrain_rmt
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_LEDC
      bit_offset: 16
      bit_width: 2
      description: backup_bus_pms_constrain_ledc
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BB
      bit_offset: 22
      bit_width: 2
      description: backup_bus_pms_constrain_bb
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP
      bit_offset: 26
      bit_width: 2
      description: backup_bus_pms_constrain_timergroup
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1
      bit_offset: 28
      bit_width: 2
      description: backup_bus_pms_constrain_timergroup1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER
      bit_offset: 30
      bit_width: 2
      description: backup_bus_pms_constrain_systimer
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_3
    addr: 0x158
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG
    reset_value: 0x3cc0cc33
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_SPI_2
      bit_offset: 0
      bit_width: 2
      description: backup_bus_pms_constrain_spi_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL
      bit_offset: 4
      bit_width: 2
      description: backup_bus_pms_constrain_apb_ctrl
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CAN
      bit_offset: 10
      bit_width: 2
      description: backup_bus_pms_constrain_can
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_I2S1
      bit_offset: 14
      bit_width: 2
      description: backup_bus_pms_constrain_i2s1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_RWBT
      bit_offset: 22
      bit_width: 2
      description: backup_bus_pms_constrain_rwbt
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC
      bit_offset: 26
      bit_width: 2
      description: backup_bus_pms_constrain_wifimac
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_PWR
      bit_offset: 28
      bit_width: 2
      description: backup_bus_pms_constrain_pwr
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_CONSTRAIN_4
    addr: 0x15c
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG
    reset_value: 0xf3fc
    fields:
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP
      bit_offset: 2
      bit_width: 2
      description: backup_bus_pms_constrain_usb_wrap
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI
      bit_offset: 4
      bit_width: 2
      description: backup_bus_pms_constrain_crypto_peri
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA
      bit_offset: 6
      bit_width: 2
      description: backup_bus_pms_constrain_crypto_dma
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_APB_ADC
      bit_offset: 8
      bit_width: 2
      description: backup_bus_pms_constrain_apb_adc
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_BT_PWR
      bit_offset: 12
      bit_width: 2
      description: backup_bus_pms_constrain_bt_pwr
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE
      bit_offset: 14
      bit_width: 2
      description: backup_bus_pms_constrain_usb_device
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_0
    addr: 0x160
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_LOCK
      bit_offset: 0
      bit_width: 1
      description: backup_bus_pms_monitor_lock
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_1
    addr: 0x164
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG
    reset_value: 0x3
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR
      bit_offset: 0
      bit_width: 1
      description: backup_bus_pms_monitor_violate_clr
      read_allowed: true
      write_allowed: true
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_EN
      bit_offset: 1
      bit_width: 1
      description: backup_bus_pms_monitor_violate_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_2
    addr: 0x168
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR
      bit_offset: 0
      bit_width: 1
      description: backup_bus_pms_monitor_violate_intr
      read_allowed: true
      write_allowed: false
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS
      bit_offset: 1
      bit_width: 2
      description: backup_bus_pms_monitor_violate_status_htrans
      read_allowed: true
      write_allowed: false
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE
      bit_offset: 3
      bit_width: 3
      description: backup_bus_pms_monitor_violate_status_hsize
      read_allowed: true
      write_allowed: false
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE
      bit_offset: 6
      bit_width: 1
      description: backup_bus_pms_monitor_violate_status_hwrite
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKUP_BUS_PMS_MONITOR_3
    addr: 0x16c
    size_bits: 32
    description: SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG
    fields:
    - !Field
      name: BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR
      bit_offset: 0
      bit_width: 32
      description: backup_bus_pms_monitor_violate_haddr
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x170
    size_bits: 32
    description: SENSITIVE_CLOCK_GATE_REG
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xffc
    size_bits: 32
    description: SENSITIVE_DATE_REG
    reset_value: 0x2010200
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: reg_date
      read_allowed: true
      write_allowed: true
- !Module
  name: SHA
  description: SHA (Secure Hash Algorithm) Accelerator
  base_addr: 0x6003b000
  size: 0xb0
  registers:
  - !Register
    name: MODE
    addr: 0x0
    size_bits: 32
    description: Initial configuration register.
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: Sha mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T_STRING
    addr: 0x4
    size_bits: 32
    description: SHA 512/t configuration register 0.
    fields:
    - !Field
      name: T_STRING
      bit_offset: 0
      bit_width: 32
      description: Sha t_string (used if and only if mode == SHA_512/t).
      read_allowed: true
      write_allowed: true
  - !Register
    name: T_LENGTH
    addr: 0x8
    size_bits: 32
    description: SHA 512/t configuration register 1.
    fields:
    - !Field
      name: T_LENGTH
      bit_offset: 0
      bit_width: 6
      description: Sha t_length (used if and only if mode == SHA_512/t).
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_BLOCK_NUM
    addr: 0xc
    size_bits: 32
    description: DMA configuration register 0.
    fields:
    - !Field
      name: DMA_BLOCK_NUM
      bit_offset: 0
      bit_width: 6
      description: Dma-sha block number.
      read_allowed: true
      write_allowed: true
  - !Register
    name: START
    addr: 0x10
    size_bits: 32
    description: Typical SHA configuration register 0.
    fields:
    - !Field
      name: START
      bit_offset: 1
      bit_width: 31
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONTINUE
    addr: 0x14
    size_bits: 32
    description: Typical SHA configuration register 1.
    fields:
    - !Field
      name: CONTINUE
      bit_offset: 1
      bit_width: 31
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BUSY
    addr: 0x18
    size_bits: 32
    description: Busy register.
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 1
      description: 'Sha busy state. 1''b0: idle. 1''b1: busy.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_START
    addr: 0x1c
    size_bits: 32
    description: DMA configuration register 1.
    fields:
    - !Field
      name: DMA_START
      bit_offset: 0
      bit_width: 1
      description: Start dma-sha.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_CONTINUE
    addr: 0x20
    size_bits: 32
    description: DMA configuration register 2.
    fields:
    - !Field
      name: DMA_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Continue dma-sha.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLEAR_IRQ
    addr: 0x24
    size_bits: 32
    description: Interrupt clear register.
    fields:
    - !Field
      name: CLEAR_INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: Clear sha interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IRQ_ENA
    addr: 0x28
    size_bits: 32
    description: Interrupt enable register.
    fields:
    - !Field
      name: INTERRUPT_ENA
      bit_offset: 0
      bit_width: 1
      description: 'Sha interrupt enable register. 1''b0: disable(default). 1''b1:
        enable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x2c
    size_bits: 32
    description: Date register.
    reset_value: 0x20200616
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Sha date information/ sha version information.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_MEM[0]
    addr: 0x40
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[1]
    addr: 0x41
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[2]
    addr: 0x42
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[3]
    addr: 0x43
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[4]
    addr: 0x44
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[5]
    addr: 0x45
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[6]
    addr: 0x46
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[7]
    addr: 0x47
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[8]
    addr: 0x48
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[9]
    addr: 0x49
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[10]
    addr: 0x4a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[11]
    addr: 0x4b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[12]
    addr: 0x4c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[13]
    addr: 0x4d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[14]
    addr: 0x4e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[15]
    addr: 0x4f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[16]
    addr: 0x50
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[17]
    addr: 0x51
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[18]
    addr: 0x52
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[19]
    addr: 0x53
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[20]
    addr: 0x54
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[21]
    addr: 0x55
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[22]
    addr: 0x56
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[23]
    addr: 0x57
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[24]
    addr: 0x58
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[25]
    addr: 0x59
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[26]
    addr: 0x5a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[27]
    addr: 0x5b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[28]
    addr: 0x5c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[29]
    addr: 0x5d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[30]
    addr: 0x5e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[31]
    addr: 0x5f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[32]
    addr: 0x60
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[33]
    addr: 0x61
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[34]
    addr: 0x62
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[35]
    addr: 0x63
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[36]
    addr: 0x64
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[37]
    addr: 0x65
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[38]
    addr: 0x66
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[39]
    addr: 0x67
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[40]
    addr: 0x68
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[41]
    addr: 0x69
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[42]
    addr: 0x6a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[43]
    addr: 0x6b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[44]
    addr: 0x6c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[45]
    addr: 0x6d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[46]
    addr: 0x6e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[47]
    addr: 0x6f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[48]
    addr: 0x70
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[49]
    addr: 0x71
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[50]
    addr: 0x72
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[51]
    addr: 0x73
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[52]
    addr: 0x74
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[53]
    addr: 0x75
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[54]
    addr: 0x76
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[55]
    addr: 0x77
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[56]
    addr: 0x78
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[57]
    addr: 0x79
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[58]
    addr: 0x7a
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[59]
    addr: 0x7b
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[60]
    addr: 0x7c
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[61]
    addr: 0x7d
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[62]
    addr: 0x7e
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: H_MEM[63]
    addr: 0x7f
    size_bits: 8
    description: Sha H memory which contains intermediate hash or finial hash.
    fields: []
  - !Register
    name: M_MEM[0]
    addr: 0x80
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[1]
    addr: 0x81
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[2]
    addr: 0x82
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[3]
    addr: 0x83
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[4]
    addr: 0x84
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[5]
    addr: 0x85
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[6]
    addr: 0x86
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[7]
    addr: 0x87
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[8]
    addr: 0x88
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[9]
    addr: 0x89
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[10]
    addr: 0x8a
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[11]
    addr: 0x8b
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[12]
    addr: 0x8c
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[13]
    addr: 0x8d
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[14]
    addr: 0x8e
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[15]
    addr: 0x8f
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[16]
    addr: 0x90
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[17]
    addr: 0x91
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[18]
    addr: 0x92
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[19]
    addr: 0x93
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[20]
    addr: 0x94
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[21]
    addr: 0x95
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[22]
    addr: 0x96
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[23]
    addr: 0x97
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[24]
    addr: 0x98
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[25]
    addr: 0x99
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[26]
    addr: 0x9a
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[27]
    addr: 0x9b
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[28]
    addr: 0x9c
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[29]
    addr: 0x9d
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[30]
    addr: 0x9e
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[31]
    addr: 0x9f
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[32]
    addr: 0xa0
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[33]
    addr: 0xa1
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[34]
    addr: 0xa2
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[35]
    addr: 0xa3
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[36]
    addr: 0xa4
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[37]
    addr: 0xa5
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[38]
    addr: 0xa6
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[39]
    addr: 0xa7
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[40]
    addr: 0xa8
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[41]
    addr: 0xa9
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[42]
    addr: 0xaa
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[43]
    addr: 0xab
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[44]
    addr: 0xac
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[45]
    addr: 0xad
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[46]
    addr: 0xae
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[47]
    addr: 0xaf
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[48]
    addr: 0xb0
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[49]
    addr: 0xb1
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[50]
    addr: 0xb2
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[51]
    addr: 0xb3
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[52]
    addr: 0xb4
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[53]
    addr: 0xb5
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[54]
    addr: 0xb6
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[55]
    addr: 0xb7
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[56]
    addr: 0xb8
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[57]
    addr: 0xb9
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[58]
    addr: 0xba
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[59]
    addr: 0xbb
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[60]
    addr: 0xbc
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[61]
    addr: 0xbd
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[62]
    addr: 0xbe
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
  - !Register
    name: M_MEM[63]
    addr: 0xbf
    size_bits: 8
    description: Sha M memory which contains message.
    fields: []
- !Module
  name: SPI0
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x60003000
  size: 0x48
  registers:
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: SPI0 control register.
    reset_value: 0x2c2000
    fields:
    - !Field
      name: FDUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 7
      bit_width: 1
      description: 'Apply 2 signals during command phase 1:enable 0: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 8
      bit_width: 1
      description: 'Apply 4 signals during command phase 1:enable 0: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: 'This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio,
        spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase apply 2 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        2 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        4 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    description: SPI0 control1 register.
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 30
      bit_width: 1
      description: SPI0 RX FIFO reset signal.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x10
    size_bits: 32
    description: SPI0 control2 register.
    reset_value: 0x21
    fields:
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 0
      bit_width: 5
      description: (cycles-1) of prepare phase by spi clock this bits are combined
        with spi_mem_cs_setup bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 5
      bit_width: 5
      description: Spi cs signal is delayed to inactive by spi clock this bits are
        combined with spi_mem_cs_hold bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 25
      bit_width: 6
      description: These bits are used to set the minimum CS high time tSHSL between
        SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0]
        + 1) MSPI core clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: The FSM will be reset.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x14
    size_bits: 32
    description: SPI clock division control register.
    reset_value: 0x30103
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 8
      description: In the master mode it must be equal to spi_mem_clkcnt_N.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 8
      bit_width: 8
      description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 16
      bit_width: 8
      description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk
        frequency is system/(spi_mem_clkcnt_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: Set this bit in 1-division mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x18
    size_bits: 32
    description: SPI0 user register.
    fields:
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi
        signal delay mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x1c
    size_bits: 32
    description: SPI0 user1 register.
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 6
      description: The length in spi_mem_clk cycles of dummy phase. The register value
        shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of address phase. The register value shall be
        (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x20
    size_bits: 32
    description: SPI0 user2 register.
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x2c
    size_bits: 32
    description: SPI0 read control register.
    fields:
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode
        bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x34
    size_bits: 32
    description: SPI0 misc register
    fields:
    - !Field
      name: TRANS_END
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate the  spi0_mst_st controlled transmitting
        is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_END_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable the interrupt of  spi0_mst_st controlled
        transmitting is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSPI_ST_TRANS_END
      bit_offset: 5
      bit_width: 1
      description: The bit is used to indicate the  spi0_slv_st controlled transmitting
        is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSPI_ST_TRANS_END_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The bit is used to enable the interrupt of spi0_slv_st controlled
        transmitting is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 9
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 10
      bit_width: 1
      description: spi cs line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_FCTRL
    addr: 0x3c
    size_bits: 32
    description: SPI0 bit mode control register.
    fields:
    - !Field
      name: CACHE_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: 'For SPI0, Cache access enable, 1: enable, 0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_USR_ADDR_4BYTE
      bit_offset: 1
      bit_width: 1
      description: 'For SPI0,  cache  read flash with 4 bytes address, 1: enable,
        0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CACHE_FLASH_USR_CMD
      bit_offset: 2
      bit_width: 1
      description: 'For SPI0,  cache  read flash for user define command, 1: enable,
        0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_DUAL
      bit_offset: 3
      bit_width: 1
      description: 'For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable.
        The bit is the same with spi_mem_fread_dio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_DUAL
      bit_offset: 4
      bit_width: 1
      description: 'For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable.
        The bit is the same with spi_mem_fread_dio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_dio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_qio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_QUAD
      bit_offset: 7
      bit_width: 1
      description: 'For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_qio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 8
      bit_width: 1
      description: 'For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_qio.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x54
    size_bits: 32
    description: SPI0 FSM status register
    reset_value: 0x200
    fields:
    - !Field
      name: CSPI_ST
      bit_offset: 0
      bit_width: 4
      description: 'The current status of SPI0 slave FSM: spi0_slv_st. 0: idle state,
        1: preparation state, 2: send command state, 3: send address state, 4: wait
        state, 5: read data state, 6:write data state, 7: done state, 8: read data
        end state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: EM_ST
      bit_offset: 4
      bit_width: 3
      description: 'The current status of SPI0 master FSM: spi0_mst_st. 0: idle state,
        1:EM_CACHE_GRANT , 2: program/erase suspend state, 3: SPI0 read data state,
        4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data
        state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CSPI_LOCK_DELAY_TIME
      bit_offset: 7
      bit_width: 5
      description: The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER
        is sent by SPI1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING_CALI
    addr: 0xa8
    size_bits: 32
    description: SPI0 timing calibration register
    reset_value: 0x1
    fields:
    - !Field
      name: TIMING_CLK_ENA
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable timing adjust clock for all reading operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_CALI
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable timing auto-calibration for all reading
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTRA_DUMMY_CYCLELEN
      bit_offset: 2
      bit_width: 3
      description: add extra dummy spi clock cycle length for spi clock calibration.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0xac
    size_bits: 32
    description: SPI0 input delay mode control register
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge
        of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge
        of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge
        of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge
        of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0xb0
    size_bits: 32
    description: SPI0 input delay number control register
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0xb4
    size_bits: 32
    description: SPI0 output delay mode control register
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 1
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge
        of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 1
      bit_width: 1
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge
        of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 2
      bit_width: 1
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge
        of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 3
      bit_width: 1
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge
        of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk
        low edge'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE
    addr: 0xdc
    size_bits: 32
    description: SPI0 clk_gate register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: 'Register clock gate enable signal. 1: Enable. 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CORE_CLK_SEL
    addr: 0xe0
    size_bits: 32
    description: SPI0 module clock select register
    fields:
    - !Field
      name: SPI01_CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: 'When the digital system clock selects PLL clock and the frequency
        of PLL clock is 480MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module
        clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 120MHz.  2: SPI0/1 module
        clock (clk) 160MHz. 3: Not used. When the digital system clock selects PLL
        clock and the frequency of PLL clock is 320MHz, the value of reg_spi01_clk_sel:  0:
        SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 80MHz.  2:
        SPI0/1 module clock (clk) 160MHz. 3: Not used.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: Version control register
    reset_value: 0x2007130
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI1
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x60002000
  size: 0xa8
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    description: SPI1 memory command register
    fields:
    - !Field
      name: SPI1_MST_ST
      bit_offset: 0
      bit_width: 4
      description: The current status of SPI1 master FSM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MSPI_ST
      bit_offset: 4
      bit_width: 4
      description: 'The current status of SPI1 slave FSM: mspi_st. 0: idle state,
        1: preparation state, 2: send command state, 3: send address state, 4: wait
        state, 5: read data state, 6:write data state, 7: done state, 8: read data
        end state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_PE
      bit_offset: 17
      bit_width: 1
      description: 'In user mode, it is set to indicate that program/erase operation
        will be triggered. The bit is combined with spi_mem_usr bit. The bit will
        be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 18
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM
      bit_offset: 19
      bit_width: 1
      description: 'Drive Flash into high performance mode.  The bit will be cleared
        once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES
      bit_offset: 20
      bit_width: 1
      description: 'This bit combined with reg_resandres bit releases Flash from the
        power-down state or high performance mode and obtains the devices ID. The
        bit will be cleared once the operation done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP
      bit_offset: 21
      bit_width: 1
      description: 'Drive Flash into power down.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_CE
      bit_offset: 22
      bit_width: 1
      description: 'Chip erase enable. Chip erase operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_BE
      bit_offset: 23
      bit_width: 1
      description: 'Block erase enable(32KB) .  Block erase operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_SE
      bit_offset: 24
      bit_width: 1
      description: 'Sector erase enable(4KB). Sector erase operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PP
      bit_offset: 25
      bit_width: 1
      description: 'Page program enable(1 byte ~256 bytes data to be programmed).
        Page program operation  will be triggered when the bit is set. The bit will
        be cleared once the operation done .1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRSR
      bit_offset: 26
      bit_width: 1
      description: 'Write status register enable.   Write status operation  will be
        triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDSR
      bit_offset: 27
      bit_width: 1
      description: 'Read status register-1.  Read status operation will be triggered
        when the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RDID
      bit_offset: 28
      bit_width: 1
      description: 'Read JEDEC ID . Read ID command will be sent when the bit is set.
        The bit will be cleared once the operation done. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WRDI
      bit_offset: 29
      bit_width: 1
      description: 'Write flash disable. Write disable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_WREN
      bit_offset: 30
      bit_width: 1
      description: 'Write flash enable.  Write enable command will be sent when the
        bit is set. The bit will be cleared once the operation done. 1: enable 0:
        disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_READ
      bit_offset: 31
      bit_width: 1
      description: 'Read flash enable. Read flash operation will be triggered when
        the bit is set. The bit will be cleared once the operation done. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    description: SPI1 address register
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: In user mode, it is the memory address. other then the bit0-bit23
        is the memory address, the bit24-bit31 are the byte length of a transfer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: SPI1 control register.
    reset_value: 0x2ca000
    fields:
    - !Field
      name: FDUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 7
      bit_width: 1
      description: 'Apply 2 signals during command phase 1:enable 0: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 8
      bit_width: 1
      description: 'Apply 4 signals during command phase 1:enable 0: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCS_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: For SPI1,  initialize crc32 module before writing encrypted data
        to flash. Active low.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CRC_EN
      bit_offset: 11
      bit_width: 1
      description: 'For SPI1,  enable crc32 when writing encrypted data to flash.
        1: enable 0:disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTRD_MODE
      bit_offset: 13
      bit_width: 1
      description: 'This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio,
        spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase apply 2 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESANDRES
      bit_offset: 15
      bit_width: 1
      description: 'The Device ID is read out to SPI_MEM_RD_STATUS register,  this
        bit combine with spi_mem_flash_res bit. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 20
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WRSR_2B
      bit_offset: 22
      bit_width: 1
      description: 'two bytes data will be written to status register when it is set.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DIO
      bit_offset: 23
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        2 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QIO
      bit_offset: 24
      bit_width: 1
      description: 'In the read operations address phase and read-data phase apply
        4 signals. 1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0xc
    size_bits: 32
    description: SPI1 control1 register.
    reset_value: 0xffc
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DLY_RES
      bit_offset: 2
      bit_width: 10
      description: After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 512) SPI_CLK cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x10
    size_bits: 32
    description: SPI1 control2 register.
    fields:
    - !Field
      name: SYNC_RESET
      bit_offset: 31
      bit_width: 1
      description: The FSM will be reset.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x14
    size_bits: 32
    description: SPI1 clock division control register.
    reset_value: 0x30103
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 8
      description: In the master mode it must be equal to spi_mem_clkcnt_N.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 8
      bit_width: 8
      description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 16
      bit_width: 8
      description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk
        frequency is system/(spi_mem_clkcnt_N+1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x18
    size_bits: 32
    description: SPI1 user register.
    reset_value: 0x80000000
    fields:
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi
        signal delay mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DIO
      bit_offset: 14
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        2 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QIO
      bit_offset: 15
      bit_width: 1
      description: In the write operations address phase and read-data phase apply
        4 signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15.
        1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: SPI clock is disable in dummy phase when the bit is enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x1c
    size_bits: 32
    description: SPI1 user1 register.
    reset_value: 0x5c000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 6
      description: The length in spi_mem_clk cycles of dummy phase. The register value
        shall be (cycle_num-1).
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 26
      bit_width: 6
      description: The length in bits of address phase. The register value shall be
        (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x20
    size_bits: 32
    description: SPI1 user2 register.
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x24
    size_bits: 32
    description: SPI1 send data bit length control register.
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 10
      description: The length in bits of write-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x28
    size_bits: 32
    description: SPI1 receive data bit length control register.
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 10
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_STATUS
    addr: 0x2c
    size_bits: 32
    description: SPI1 status register.
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 16
      description: The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res
        bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WB_MODE
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode
        bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x34
    size_bits: 32
    description: SPI1 misc register
    reset_value: 0x2
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active
        to select SPI device, such as flash, external RAM and so on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active
        to select SPI device, such as flash, external RAM and so on.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 9
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 10
      bit_width: 1
      description: spi cs line keep low when the bit is set.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_CRC
    addr: 0x38
    size_bits: 32
    description: SPI1 TX CRC data register.
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: For SPI1, the value of crc32.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_FCTRL
    addr: 0x3c
    size_bits: 32
    description: SPI1 bit mode control register.
    fields:
    - !Field
      name: CACHE_USR_ADDR_4BYTE
      bit_offset: 1
      bit_width: 1
      description: 'For SPI1,  cache  read flash with 4 bytes address, 1: enable,
        0:disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_DUAL
      bit_offset: 3
      bit_width: 1
      description: 'For SPI1, din phase apply 2 signals. 1: enable 0: disable. The
        bit is the same with spi_mem_fread_dio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_DUAL
      bit_offset: 4
      bit_width: 1
      description: 'For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The
        bit is the same with spi_mem_fread_dio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_dio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDIN_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_qio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FDOUT_QUAD
      bit_offset: 7
      bit_width: 1
      description: 'For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_qio.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 8
      bit_width: 1
      description: 'For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The
        bit is the same with spi_mem_fread_qio.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: W0
    addr: 0x58
    size_bits: 32
    description: SPI1 memory data buffer0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x5c
    size_bits: 32
    description: SPI1 memory data buffer1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x60
    size_bits: 32
    description: SPI1 memory data buffer2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x64
    size_bits: 32
    description: SPI1 memory data buffer3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x68
    size_bits: 32
    description: SPI1 memory data buffer4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x6c
    size_bits: 32
    description: SPI1 memory data buffer5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x70
    size_bits: 32
    description: SPI1 memory data buffer6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x74
    size_bits: 32
    description: SPI1 memory data buffer7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x78
    size_bits: 32
    description: SPI1 memory data buffer8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x7c
    size_bits: 32
    description: SPI1 memory data buffer9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x80
    size_bits: 32
    description: SPI1 memory data buffer10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x84
    size_bits: 32
    description: SPI1 memory data buffer11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x88
    size_bits: 32
    description: SPI1 memory data buffer12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x8c
    size_bits: 32
    description: SPI1 memory data buffer13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x90
    size_bits: 32
    description: SPI1 memory data buffer14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x94
    size_bits: 32
    description: SPI1 memory data buffer15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_WAITI_CTRL
    addr: 0x98
    size_bits: 32
    description: SPI1 wait idle control register
    reset_value: 0x14
    fields:
    - !Field
      name: WAITI_DUMMY
      bit_offset: 1
      bit_width: 1
      description: The dummy phase enable when wait flash idle (RDSR)
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_CMD
      bit_offset: 2
      bit_width: 8
      description: The command to wait flash idle(RDSR).
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAITI_DUMMY_CYCLELEN
      bit_offset: 10
      bit_width: 6
      description: The dummy cycle length when wait flash idle(RDSR).
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_SUS_CTRL
    addr: 0x9c
    size_bits: 32
    description: SPI1 flash suspend control register
    reset_value: 0x8002000
    fields:
    - !Field
      name: FLASH_PER
      bit_offset: 0
      bit_width: 1
      description: 'program erase resume bit, program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES
      bit_offset: 1
      bit_width: 1
      description: 'program erase suspend bit, program erase suspend operation will
        be triggered when the bit is set. The bit will be cleared once the operation
        done.1: enable 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_WAIT_EN
      bit_offset: 2
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK
        cycles after program erase resume command is sent. 0: SPI1 does not wait after
        program erase resume command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_WAIT_EN
      bit_offset: 3
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK
        cycles after program erase suspend command is sent. 0: SPI1 does not wait
        after program erase suspend command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_PER_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable PES end triggers PER transfer option. If
        this bit is 0, application should send PER after PES is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable Auto-suspending function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PESR_END_MSK
      bit_offset: 6
      bit_width: 16
      description: The mask value when check SUS/SUS1/SUS2 status bit. If the read
        status value is status_in[15:0](only status_in[7:0] is valid when only one
        byte of data is read out, status_in[15:0] is valid when two bytes of data
        are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0].
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_SUS_2B
      bit_offset: 22
      bit_width: 1
      description: '1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read
        one byte when check flash SUS/SUS1/SUS2 status bit'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PER_END_EN
      bit_offset: 23
      bit_width: 1
      description: '1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure
        the resume status of flash. 0: Only need to check WIP is 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_END_EN
      bit_offset: 24
      bit_width: 1
      description: '1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure
        the suspend status of flash. 0: Only need to check WIP is 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SUS_TIMEOUT_CNT
      bit_offset: 25
      bit_width: 7
      description: When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0]
        times, it will be treated as check pass.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLASH_SUS_CMD
    addr: 0xa0
    size_bits: 32
    description: SPI1 flash suspend command register
    reset_value: 0x5757a
    fields:
    - !Field
      name: FLASH_PER_COMMAND
      bit_offset: 0
      bit_width: 8
      description: Program/Erase resume command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_COMMAND
      bit_offset: 8
      bit_width: 8
      description: Program/Erase suspend command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_PESR_COMMAND
      bit_offset: 16
      bit_width: 16
      description: Flash SUS/SUS1/SUS2 status bit read command. The command should
        be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or
        resume status of flash.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SUS_STATUS
    addr: 0xa4
    size_bits: 32
    description: SPI1 flash suspend status register
    fields:
    - !Field
      name: FLASH_SUS
      bit_offset: 0
      bit_width: 1
      description: The status of flash suspend, only used in SPI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_PESR_CMD_2B
      bit_offset: 1
      bit_width: 1
      description: '1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2
        bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2
        bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_HPM_DLY_128
      bit_offset: 2
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles
        after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after HPM command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_RES_DLY_128
      bit_offset: 3
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles
        after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after RES command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_DP_DLY_128
      bit_offset: 4
      bit_width: 1
      description: '1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles
        after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] *
        4) SPI_CLK cycles after DP command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PER_DLY_128
      bit_offset: 5
      bit_width: 1
      description: 'Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4) SPI_CLK cycles after PER command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FLASH_PES_DLY_128
      bit_offset: 6
      bit_width: 1
      description: 'Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0]
        * 4) SPI_CLK cycles after PES command is sent.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI0_LOCK_EN
      bit_offset: 7
      bit_width: 1
      description: '1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING_CALI
    addr: 0xa8
    size_bits: 32
    description: SPI1 timing control register
    fields:
    - !Field
      name: TIMING_CALI
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable timing auto-calibration for all reading
        operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXTRA_DUMMY_CYCLELEN
      bit_offset: 2
      bit_width: 3
      description: add extra dummy spi clock cycle length for spi clock calibration.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0xc0
    size_bits: 32
    description: SPI1 interrupt enable register
    fields:
    - !Field
      name: PER_END_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PES_END_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WPE_END_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for SPI_MEM_WPE_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_ST_END_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_ST_END_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0xc4
    size_bits: 32
    description: SPI1 interrupt clear register
    fields:
    - !Field
      name: PER_END_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PES_END_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WPE_END_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for SPI_MEM_WPE_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_ST_END_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_ST_END_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0xc8
    size_bits: 32
    description: SPI1 interrupt raw register
    fields:
    - !Field
      name: PER_END_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: 'The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when
        Auto Resume command (0x7A) is sent and flash is resumed. 0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PES_END_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: 'The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when
        Auto Suspend command (0x75) is sent and flash is suspended. 0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: WPE_END_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: 'The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when
        WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_ST_END_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: 'The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered
        when spi1_slv_st is changed from non idle state to idle state. It means that
        SPI_CS raises high. 0: Others'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_ST_END_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: 'The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered
        when spi1_mst_st is changed from non idle state to idle state. 0: Others.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xcc
    size_bits: 32
    description: SPI1 interrupt status register
    fields:
    - !Field
      name: PER_END_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for SPI_MEM_PER_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PES_END_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for SPI_MEM_PES_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WPE_END_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for SPI_MEM_WPE_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_ST_END_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_ST_END_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0xdc
    size_bits: 32
    description: SPI1 clk_gate register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: 'Register clock gate enable signal. 1: Enable. 0: Disable.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3fc
    size_bits: 32
    description: Version control register
    reset_value: 0x2007170
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI2
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x60024000
  size: 0x94
  registers:
  - !Register
    name: CMD
    addr: 0x0
    size_bits: 32
    description: Command control register
    fields:
    - !Field
      name: CONF_BITLEN
      bit_offset: 0
      bit_width: 18
      description: Define the APB cycles of  SPI_CONF state. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UPDATE
      bit_offset: 23
      bit_width: 1
      description: Set this bit to synchronize SPI registers from APB clock domain
        into SPI module clock domain, which is only used in SPI master mode.
      read_allowed: false
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 24
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable. Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x4
    size_bits: 32
    description: Address value register
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: Address to slave. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: SPI control register
    reset_value: 0x3c0000
    fields:
    - !Field
      name: DUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'Apply 2 signals during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'Apply 4 signals during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 8
      bit_width: 1
      description: 'Apply 2 signals during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 9
      bit_width: 1
      description: 'Apply 4 signals during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase apply 2 signals. 1: enable
        0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 15
      bit_width: 1
      description: 'In the read operations read-data phase apply 4 signals. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOLD_POL
      bit_offset: 20
      bit_width: 1
      description: 'SPI_HOLD output value when SPI is idle. 1: output high, 0: output
        low. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP_POL
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0xc
    size_bits: 32
    description: SPI clock control register
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to spi_clkcnt_N. In the slave
        mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the
        slave mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 4
      description: In the master mode it is pre-divider of spi_clk.  Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x10
    size_bits: 32
    description: SPI USER control register
    reset_value: 0x800000c0
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: QPI_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Both for master mode and slave mode. 1: spi controller is in QPI
        mode. 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCK_I_EDGE
      bit_offset: 5
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_I_EDGE
      bit_offset: 8
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with spi_mosi_delay_mode bits to set mosi signal
        delay mode. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase apply 2 signals. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase apply 4 signals. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF_NXT
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the DMA CONF phase of next seg-trans operation, which
        means seg-trans will continue. 0: The seg-trans will end after the current
        SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 17
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication mosi and
        miso signals share the same pin. 1: enable 0: disable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer spi_w8~spi_w15.
        1: enable 0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x14
    size_bits: 32
    description: SPI USER control register 1
    reset_value: 0xb8410007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_WFULL_ERR_END_EN
      bit_offset: 16
      bit_width: 1
      description: '1: SPI transfer is ended when SPI RX AFIFO wfull error is valid
        in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO
        wfull error is valid in GP-SPI master FD/HD-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 17
      bit_width: 5
      description: (cycles+1) of prepare phase by spi clock this bits are combined
        with spi_cs_setup bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 22
      bit_width: 5
      description: delay cycles of cs pin by spi clock this bits are combined with
        spi_cs_hold bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 27
      bit_width: 5
      description: The length in bits of address phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x18
    size_bits: 32
    description: SPI USER control register 2
    reset_value: 0x78000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_REMPTY_ERR_END_EN
      bit_offset: 27
      bit_width: 1
      description: '1: SPI transfer is ended when SPI TX AFIFO read empty error is
        valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX
        AFIFO read empty error is valid in GP-SPI master FD/HD-mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MS_DLEN
    addr: 0x1c
    size_bits: 32
    description: SPI data bit length control register
    fields:
    - !Field
      name: MS_DATA_BITLEN
      bit_offset: 0
      bit_width: 18
      description: The value of these bits is the configured SPI transmission data
        bit length in master mode DMA controlled transfer or CPU controlled transfer.
        The value is also the configured bit length in slave mode DMA RX controlled
        transfer. The register value shall be (bit_num-1). Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x20
    size_bits: 32
    description: SPI misc register
    reset_value: 0x3e
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to
        CS0 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to
        CS1 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to
        CS2 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS3_DIS
      bit_offset: 3
      bit_width: 1
      description: 'SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to
        CS3 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS4_DIS
      bit_offset: 4
      bit_width: 1
      description: 'SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to
        CS4 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS5_DIS
      bit_offset: 5
      bit_width: 1
      description: 'SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to
        CS5 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 6
      bit_width: 1
      description: '1: spi clk out disable,  0: spi clk out enable. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 7
      bit_width: 6
      description: In the master mode the bits are the polarity of spi cs line, the
        value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_CS_POL
      bit_offset: 23
      bit_width: 1
      description: 'spi slave input cs polarity select. 1: inv  0: not change. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUAD_DIN_PIN_SWAP
      bit_offset: 31
      bit_width: 1
      description: '1:  spi quad input swap enable  0:  spi quad input swap disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0x24
    size_bits: 32
    description: SPI input delay mode configuration
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_HCLK_ACTIVE
      bit_offset: 16
      bit_width: 1
      description: '1:enable hclk in SPI input timing module.  0: disable it. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0x28
    size_bits: 32
    description: SPI input delay number configuration
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by SPI module clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0x2c
    size_bits: 32
    description: SPI output delay mode configuration
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 1
      description: 'The output signal 0 is delayed by the SPI module clock, 0: output
        without delayed, 1: output delay for a SPI module clock cycle at its negative
        edge. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 1
      bit_width: 1
      description: 'The output signal 1 is delayed by the SPI module clock, 0: output
        without delayed, 1: output delay for a SPI module clock cycle at its negative
        edge. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 2
      bit_width: 1
      description: 'The output signal 2 is delayed by the SPI module clock, 0: output
        without delayed, 1: output delay for a SPI module clock cycle at its negative
        edge. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 3
      bit_width: 1
      description: 'The output signal 3 is delayed by the SPI module clock, 0: output
        without delayed, 1: output delay for a SPI module clock cycle at its negative
        edge. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x30
    size_bits: 32
    description: SPI DMA control register
    fields:
    - !Field
      name: DMA_SLV_SEG_TRANS_EN
      bit_offset: 18
      bit_width: 1
      description: 'Enable dma segment transfer in spi dma half slave mode. 1: enable.
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RX_SEG_TRANS_CLR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld
        is cleared by spi_trans_done.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_TX_SEG_TRANS_CLR_EN
      bit_offset: 20
      bit_width: 1
      description: '1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0:
        spi_dma_outfifo_empty_vld is cleared by spi_trans_done.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EOF_EN
      bit_offset: 21
      bit_width: 1
      description: '1: spi_dma_inlink_eof is set when the number of dma pushed data
        bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma
        transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans
        or spi_dma_seg_trans_done in seg-trans.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_ENA
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable SPI DMA controlled receive data mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_ENA
      bit_offset: 28
      bit_width: 1
      description: Set this bit to enable SPI DMA controlled send data mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_AFIFO_RST
      bit_offset: 29
      bit_width: 1
      description: Set this bit to reset RX AFIFO, which is used to receive data in
        SPI master and slave mode transfer.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BUF_AFIFO_RST
      bit_offset: 30
      bit_width: 1
      description: Set this bit to reset BUF TX AFIFO, which is used send data out
        in SPI slave CPU controlled mode transfer and master mode transfer.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_AFIFO_RST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to reset DMA TX AFIFO, which is used to send data
        out in SPI slave DMA controlled mode transfer.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_INT_ENA
    addr: 0x34
    size_bits: 32
    description: SPI DMA interrupt enable register
    fields:
    - !Field
      name: DMA_INFIFO_FULL_ERR_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_ERR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_EX_QPI_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for SPI slave Ex_QPI interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_EN_QPI_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for SPI slave En_QPI interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_DMA_DONE_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for SPI_TRANS_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_BUF_ADDR_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_RX_AFIFO_WFULL_ERR_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TX_AFIFO_REMPTY_ERR_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP2_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The enable bit for SPI_APP2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP1_INT_ENA
      bit_offset: 20
      bit_width: 1
      description: The enable bit for SPI_APP1_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_CLR
    addr: 0x38
    size_bits: 32
    description: SPI DMA interrupt clear register
    fields:
    - !Field
      name: DMA_INFIFO_FULL_ERR_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_ERR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_EX_QPI_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for SPI slave Ex_QPI interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_EN_QPI_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for SPI slave En_QPI interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for SPI slave CMD7 interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for SPI slave CMD8 interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for SPI slave CMD9 interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for SPI slave CMDA interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_WR_DMA_DONE_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The clear bit for SPI_TRANS_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_BUF_ADDR_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_RX_AFIFO_WFULL_ERR_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_TX_AFIFO_REMPTY_ERR_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP2_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: The clear bit for SPI_APP2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP1_INT_CLR
      bit_offset: 20
      bit_width: 1
      description: The clear bit for SPI_APP1_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x3c
    size_bits: 32
    description: SPI DMA interrupt raw register
    fields:
    - !Field
      name: DMA_INFIFO_FULL_ERR_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: '1: The current data rate of DMA Rx is smaller than that of SPI,
        which will lose the receive data.  0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_ERR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: '1: The current data rate of DMA TX is smaller than that of SPI.
        SPI will stop in master mode and send out all 0 in slave mode.  0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_EX_QPI_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: 'The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode
        Ex_QPI transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_EN_QPI_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: 'The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode
        En_QPI transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: 'The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7
        transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: 'The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8
        transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: 'The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9
        transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: 'The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA
        transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: 'The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave
        mode Rd_DMA transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_DMA_DONE_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: 'The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave
        mode Wr_DMA transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: 'The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave
        mode Rd_BUF transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WR_BUF_DONE_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: 'The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave
        mode Wr_BUF transmission is ended. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: 'The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode
        transmission is ended. 0: others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: 'The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi
        master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex
        seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans
        or seg-trans is not ended or not occurred.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: 'The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic
        value in CONF buffer is error in the DMA seg-conf-trans. 0: others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_BUF_ADDR_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: 'The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing
        data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF
        transmission is bigger than 63. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: 'The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command
        value in the current SPI slave HD mode transmission is not supported. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_RX_AFIFO_WFULL_ERR_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: 'The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There
        is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TX_AFIFO_REMPTY_ERR_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: 'The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1:
        There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode.
        0: Others.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP2_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled
        by application.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP1_INT_RAW
      bit_offset: 20
      bit_width: 1
      description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled
        by application.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ST
    addr: 0x40
    size_bits: 32
    description: SPI DMA interrupt status register
    fields:
    - !Field
      name: DMA_INFIFO_FULL_ERR_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_EMPTY_ERR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_EX_QPI_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for SPI slave Ex_QPI interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_EN_QPI_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for SPI slave En_QPI interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD7_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD8_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD9_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMDA_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_RD_DMA_DONE_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_DMA_DONE_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_RD_BUF_DONE_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_BUF_DONE_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The status bit for SPI_TRANS_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_SEG_TRANS_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEG_MAGIC_ERR_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_BUF_ADDR_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_RX_AFIFO_WFULL_ERR_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TX_AFIFO_REMPTY_ERR_INT_ST
      bit_offset: 18
      bit_width: 1
      description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP2_INT_ST
      bit_offset: 19
      bit_width: 1
      description: The status bit for SPI_APP2_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP1_INT_ST
      bit_offset: 20
      bit_width: 1
      description: The status bit for SPI_APP1_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x98
    size_bits: 32
    description: SPI CPU-controlled buffer0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x9c
    size_bits: 32
    description: SPI CPU-controlled buffer1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0xa0
    size_bits: 32
    description: SPI CPU-controlled buffer2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0xa4
    size_bits: 32
    description: SPI CPU-controlled buffer3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0xa8
    size_bits: 32
    description: SPI CPU-controlled buffer4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0xac
    size_bits: 32
    description: SPI CPU-controlled buffer5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0xb0
    size_bits: 32
    description: SPI CPU-controlled buffer6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0xb4
    size_bits: 32
    description: SPI CPU-controlled buffer7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0xb8
    size_bits: 32
    description: SPI CPU-controlled buffer8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0xbc
    size_bits: 32
    description: SPI CPU-controlled buffer9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0xc0
    size_bits: 32
    description: SPI CPU-controlled buffer10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0xc4
    size_bits: 32
    description: SPI CPU-controlled buffer11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0xc8
    size_bits: 32
    description: SPI CPU-controlled buffer12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0xcc
    size_bits: 32
    description: SPI CPU-controlled buffer13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0xd0
    size_bits: 32
    description: SPI CPU-controlled buffer14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0xd4
    size_bits: 32
    description: SPI CPU-controlled buffer15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: data buffer
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0xe0
    size_bits: 32
    description: SPI slave control register
    reset_value: 0x2800000
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_MODE_13
      bit_offset: 2
      bit_width: 1
      description: '{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output
        data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_DATA_OUT
      bit_offset: 3
      bit_width: 1
      description: 'It saves half a cycle when tsck is the same as rsck. 1: output
        data at rsck posedge   0: output data at tsck posedge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDDMA_BITLEN_EN
      bit_offset: 8
      bit_width: 1
      description: '1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave
        data length in DMA controlled mode(Rd_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRDMA_BITLEN_EN
      bit_offset: 9
      bit_width: 1
      description: '1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave
        data length in DMA controlled mode(Wr_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_BITLEN_EN
      bit_offset: 10
      bit_width: 1
      description: '1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave
        data length in CPU controlled mode(Rd_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_BITLEN_EN
      bit_offset: 11
      bit_width: 1
      description: '1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave
        data length in CPU controlled mode(Wr_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_MAGIC_VALUE
      bit_offset: 22
      bit_width: 4
      description: The magic value of BM table in master DMA seg-trans.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 26
      bit_width: 1
      description: 'Set SPI work mode. 1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFT_RESET
      bit_offset: 27
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines. Can be configured in CONF state.
      read_allowed: false
      write_allowed: true
    - !Field
      name: USR_CONF
      bit_offset: 28
      bit_width: 1
      description: '1: Enable the DMA CONF phase of current seg-trans operation, which
        means seg-trans will start. 0: This is not seg-trans mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0xe4
    size_bits: 32
    description: SPI slave control register 1
    fields:
    - !Field
      name: SLV_DATA_BITLEN
      bit_offset: 0
      bit_width: 18
      description: The transferred data bit length in SPI slave FD and HD mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 18
      bit_width: 8
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_ADDR
      bit_offset: 26
      bit_width: 6
      description: In the slave mode it is the value of address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_GATE
    addr: 0xe8
    size_bits: 32
    description: SPI module clock and register clock control
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable clk gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_CLK_ACTIVE
      bit_offset: 1
      bit_width: 1
      description: Set this bit to power on the SPI module clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_CLK_SEL
      bit_offset: 2
      bit_width: 1
      description: 'This bit is used to select SPI module clock source in master mode.
        1: PLL_CLK_80M. 0: XTAL CLK.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0xf0
    size_bits: 32
    description: Version control
    reset_value: 0x2007220
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SYSTEM
  description: System
  base_addr: 0x600c0000
  size: 0xa0
  registers:
  - !Register
    name: CPU_PERI_CLK_EN
    addr: 0x0
    size_bits: 32
    description: cpu_peripheral clock gating register
    fields:
    - !Field
      name: CLK_EN_ASSIST_DEBUG
      bit_offset: 6
      bit_width: 1
      description: reg_clk_en_assist_debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN_DEDICATED_GPIO
      bit_offset: 7
      bit_width: 1
      description: reg_clk_en_dedicated_gpio
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PERI_RST_EN
    addr: 0x4
    size_bits: 32
    description: cpu_peripheral reset register
    reset_value: 0xc0
    fields:
    - !Field
      name: RST_EN_ASSIST_DEBUG
      bit_offset: 6
      bit_width: 1
      description: reg_rst_en_assist_debug
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_EN_DEDICATED_GPIO
      bit_offset: 7
      bit_width: 1
      description: reg_rst_en_dedicated_gpio
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PER_CONF
    addr: 0x8
    size_bits: 32
    description: cpu clock config register
    reset_value: 0xc
    fields:
    - !Field
      name: CPUPERIOD_SEL
      bit_offset: 0
      bit_width: 2
      description: reg_cpuperiod_sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FREQ_SEL
      bit_offset: 2
      bit_width: 1
      description: reg_pll_freq_sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_WAIT_MODE_FORCE_ON
      bit_offset: 3
      bit_width: 1
      description: reg_cpu_wait_mode_force_on
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_WAITI_DELAY_NUM
      bit_offset: 4
      bit_width: 4
      description: reg_cpu_waiti_delay_num
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_PD_MASK
    addr: 0xc
    size_bits: 32
    description: memory power down mask register
    reset_value: 0x1
    fields:
    - !Field
      name: LSLP_MEM_PD_MASK
      bit_offset: 0
      bit_width: 1
      description: reg_lslp_mem_pd_mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN0
    addr: 0x10
    size_bits: 32
    description: peripheral clock gating register
    reset_value: 0xf9c1e06f
    fields:
    - !Field
      name: TIMERS_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: reg_timers_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI01_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: reg_spi01_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_CLK_EN
      bit_offset: 2
      bit_width: 1
      description: reg_uart_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDG_CLK_EN
      bit_offset: 3
      bit_width: 1
      description: reg_wdg_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S0_CLK_EN
      bit_offset: 4
      bit_width: 1
      description: reg_i2s0_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CLK_EN
      bit_offset: 5
      bit_width: 1
      description: reg_uart1_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_CLK_EN
      bit_offset: 6
      bit_width: 1
      description: reg_spi2_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT0_CLK_EN
      bit_offset: 7
      bit_width: 1
      description: reg_ext0_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI0_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: reg_uhci0_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_CLK_EN
      bit_offset: 9
      bit_width: 1
      description: reg_rmt_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCNT_CLK_EN
      bit_offset: 10
      bit_width: 1
      description: reg_pcnt_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEDC_CLK_EN
      bit_offset: 11
      bit_width: 1
      description: reg_ledc_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI1_CLK_EN
      bit_offset: 12
      bit_width: 1
      description: reg_uhci1_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP_CLK_EN
      bit_offset: 13
      bit_width: 1
      description: reg_timergroup_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_CLK_EN
      bit_offset: 14
      bit_width: 1
      description: reg_efuse_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP1_CLK_EN
      bit_offset: 15
      bit_width: 1
      description: reg_timergroup1_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_CLK_EN
      bit_offset: 16
      bit_width: 1
      description: reg_spi3_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM0_CLK_EN
      bit_offset: 17
      bit_width: 1
      description: reg_pwm0_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT1_CLK_EN
      bit_offset: 18
      bit_width: 1
      description: reg_ext1_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAN_CLK_EN
      bit_offset: 19
      bit_width: 1
      description: reg_can_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM1_CLK_EN
      bit_offset: 20
      bit_width: 1
      description: reg_pwm1_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S1_CLK_EN
      bit_offset: 21
      bit_width: 1
      description: reg_i2s1_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_CLK_EN
      bit_offset: 22
      bit_width: 1
      description: reg_spi2_dma_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DEVICE_CLK_EN
      bit_offset: 23
      bit_width: 1
      description: reg_usb_device_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_MEM_CLK_EN
      bit_offset: 24
      bit_width: 1
      description: reg_uart_mem_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM2_CLK_EN
      bit_offset: 25
      bit_width: 1
      description: reg_pwm2_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM3_CLK_EN
      bit_offset: 26
      bit_width: 1
      description: reg_pwm3_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_CLK_EN
      bit_offset: 27
      bit_width: 1
      description: reg_spi3_dma_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: reg_apb_saradc_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYSTIMER_CLK_EN
      bit_offset: 29
      bit_width: 1
      description: reg_systimer_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_ARB_CLK_EN
      bit_offset: 30
      bit_width: 1
      description: reg_adc2_arb_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI4_CLK_EN
      bit_offset: 31
      bit_width: 1
      description: reg_spi4_clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN1
    addr: 0x14
    size_bits: 32
    description: peripheral clock gating register
    reset_value: 0x200
    fields:
    - !Field
      name: CRYPTO_AES_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: reg_crypto_aes_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_SHA_CLK_EN
      bit_offset: 2
      bit_width: 1
      description: reg_crypto_sha_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_RSA_CLK_EN
      bit_offset: 3
      bit_width: 1
      description: reg_crypto_rsa_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DS_CLK_EN
      bit_offset: 4
      bit_width: 1
      description: reg_crypto_ds_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_HMAC_CLK_EN
      bit_offset: 5
      bit_width: 1
      description: reg_crypto_hmac_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CLK_EN
      bit_offset: 6
      bit_width: 1
      description: reg_dma_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_HOST_CLK_EN
      bit_offset: 7
      bit_width: 1
      description: reg_sdio_host_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CAM_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: reg_lcd_cam_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_CLK_EN
      bit_offset: 9
      bit_width: 1
      description: reg_uart2_clk_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_EN
      bit_offset: 10
      bit_width: 1
      description: reg_tsens_clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN0
    addr: 0x18
    size_bits: 32
    description: reserved
    fields:
    - !Field
      name: TIMERS_RST
      bit_offset: 0
      bit_width: 1
      description: reg_timers_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI01_RST
      bit_offset: 1
      bit_width: 1
      description: reg_spi01_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RST
      bit_offset: 2
      bit_width: 1
      description: reg_uart_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDG_RST
      bit_offset: 3
      bit_width: 1
      description: reg_wdg_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S0_RST
      bit_offset: 4
      bit_width: 1
      description: reg_i2s0_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_RST
      bit_offset: 5
      bit_width: 1
      description: reg_uart1_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_RST
      bit_offset: 6
      bit_width: 1
      description: reg_spi2_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT0_RST
      bit_offset: 7
      bit_width: 1
      description: reg_ext0_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI0_RST
      bit_offset: 8
      bit_width: 1
      description: reg_uhci0_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_RST
      bit_offset: 9
      bit_width: 1
      description: reg_rmt_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCNT_RST
      bit_offset: 10
      bit_width: 1
      description: reg_pcnt_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEDC_RST
      bit_offset: 11
      bit_width: 1
      description: reg_ledc_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI1_RST
      bit_offset: 12
      bit_width: 1
      description: reg_uhci1_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP_RST
      bit_offset: 13
      bit_width: 1
      description: reg_timergroup_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_RST
      bit_offset: 14
      bit_width: 1
      description: reg_efuse_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP1_RST
      bit_offset: 15
      bit_width: 1
      description: reg_timergroup1_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_RST
      bit_offset: 16
      bit_width: 1
      description: reg_spi3_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM0_RST
      bit_offset: 17
      bit_width: 1
      description: reg_pwm0_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT1_RST
      bit_offset: 18
      bit_width: 1
      description: reg_ext1_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAN_RST
      bit_offset: 19
      bit_width: 1
      description: reg_can_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM1_RST
      bit_offset: 20
      bit_width: 1
      description: reg_pwm1_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S1_RST
      bit_offset: 21
      bit_width: 1
      description: reg_i2s1_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_RST
      bit_offset: 22
      bit_width: 1
      description: reg_spi2_dma_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DEVICE_RST
      bit_offset: 23
      bit_width: 1
      description: reg_usb_device_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_MEM_RST
      bit_offset: 24
      bit_width: 1
      description: reg_uart_mem_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM2_RST
      bit_offset: 25
      bit_width: 1
      description: reg_pwm2_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM3_RST
      bit_offset: 26
      bit_width: 1
      description: reg_pwm3_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_RST
      bit_offset: 27
      bit_width: 1
      description: reg_spi3_dma_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_RST
      bit_offset: 28
      bit_width: 1
      description: reg_apb_saradc_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYSTIMER_RST
      bit_offset: 29
      bit_width: 1
      description: reg_systimer_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_ARB_RST
      bit_offset: 30
      bit_width: 1
      description: reg_adc2_arb_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI4_RST
      bit_offset: 31
      bit_width: 1
      description: reg_spi4_rst
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN1
    addr: 0x1c
    size_bits: 32
    description: peripheral reset register
    reset_value: 0x1fe
    fields:
    - !Field
      name: CRYPTO_AES_RST
      bit_offset: 1
      bit_width: 1
      description: reg_crypto_aes_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_SHA_RST
      bit_offset: 2
      bit_width: 1
      description: reg_crypto_sha_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_RSA_RST
      bit_offset: 3
      bit_width: 1
      description: reg_crypto_rsa_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DS_RST
      bit_offset: 4
      bit_width: 1
      description: reg_crypto_ds_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_HMAC_RST
      bit_offset: 5
      bit_width: 1
      description: reg_crypto_hmac_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RST
      bit_offset: 6
      bit_width: 1
      description: reg_dma_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_HOST_RST
      bit_offset: 7
      bit_width: 1
      description: reg_sdio_host_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_CAM_RST
      bit_offset: 8
      bit_width: 1
      description: reg_lcd_cam_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART2_RST
      bit_offset: 9
      bit_width: 1
      description: reg_uart2_rst
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_RST
      bit_offset: 10
      bit_width: 1
      description: reg_tsens_rst
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_INT
    addr: 0x20
    size_bits: 32
    description: clock config register
    reset_value: 0xff
    fields:
    - !Field
      name: BT_LPCK_DIV_NUM
      bit_offset: 0
      bit_width: 12
      description: reg_bt_lpck_div_num
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_FRAC
    addr: 0x24
    size_bits: 32
    description: clock config register
    reset_value: 0x2001001
    fields:
    - !Field
      name: BT_LPCK_DIV_B
      bit_offset: 0
      bit_width: 12
      description: reg_bt_lpck_div_b
      read_allowed: true
      write_allowed: true
    - !Field
      name: BT_LPCK_DIV_A
      bit_offset: 12
      bit_width: 12
      description: reg_bt_lpck_div_a
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_RTC_SLOW
      bit_offset: 24
      bit_width: 1
      description: reg_lpclk_sel_rtc_slow
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_8M
      bit_offset: 25
      bit_width: 1
      description: reg_lpclk_sel_8m
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL
      bit_offset: 26
      bit_width: 1
      description: reg_lpclk_sel_xtal
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL32K
      bit_offset: 27
      bit_width: 1
      description: reg_lpclk_sel_xtal32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_RTC_EN
      bit_offset: 28
      bit_width: 1
      description: reg_lpclk_rtc_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0
    addr: 0x28
    size_bits: 32
    description: interrupt generate register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0
      bit_offset: 0
      bit_width: 1
      description: reg_cpu_intr_from_cpu_0
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1
    addr: 0x2c
    size_bits: 32
    description: interrupt generate register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1
      bit_offset: 0
      bit_width: 1
      description: reg_cpu_intr_from_cpu_1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2
    addr: 0x30
    size_bits: 32
    description: interrupt generate register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2
      bit_offset: 0
      bit_width: 1
      description: reg_cpu_intr_from_cpu_2
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3
    addr: 0x34
    size_bits: 32
    description: interrupt generate register
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3
      bit_offset: 0
      bit_width: 1
      description: reg_cpu_intr_from_cpu_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSA_PD_CTRL
    addr: 0x38
    size_bits: 32
    description: rsa memory power control register
    reset_value: 0x1
    fields:
    - !Field
      name: RSA_MEM_PD
      bit_offset: 0
      bit_width: 1
      description: reg_rsa_mem_pd
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSA_MEM_FORCE_PU
      bit_offset: 1
      bit_width: 1
      description: reg_rsa_mem_force_pu
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSA_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      description: reg_rsa_mem_force_pd
      read_allowed: true
      write_allowed: true
  - !Register
    name: EDMA_CTRL
    addr: 0x3c
    size_bits: 32
    description: edma clcok and reset register
    reset_value: 0x1
    fields:
    - !Field
      name: EDMA_CLK_ON
      bit_offset: 0
      bit_width: 1
      description: reg_edma_clk_on
      read_allowed: true
      write_allowed: true
    - !Field
      name: EDMA_RESET
      bit_offset: 1
      bit_width: 1
      description: reg_edma_reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CONTROL
    addr: 0x40
    size_bits: 32
    description: cache control register
    reset_value: 0x5
    fields:
    - !Field
      name: ICACHE_CLK_ON
      bit_offset: 0
      bit_width: 1
      description: reg_icache_clk_on
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_RESET
      bit_offset: 1
      bit_width: 1
      description: reg_icache_reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_CLK_ON
      bit_offset: 2
      bit_width: 1
      description: reg_dcache_clk_on
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_RESET
      bit_offset: 3
      bit_width: 1
      description: reg_dcache_reset
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
    addr: 0x44
    size_bits: 32
    description: SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG
    fields:
    - !Field
      name: ENABLE_SPI_MANUAL_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: reg_enable_spi_manual_encrypt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_DB_ENCRYPT
      bit_offset: 1
      bit_width: 1
      description: reg_enable_download_db_encrypt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_G0CB_DECRYPT
      bit_offset: 2
      bit_width: 1
      description: reg_enable_download_g0cb_decrypt
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
      bit_offset: 3
      bit_width: 1
      description: reg_enable_download_manual_encrypt
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_FASTMEM_CONFIG
    addr: 0x48
    size_bits: 32
    description: fast memory config register
    reset_value: 0x7ff00000
    fields:
    - !Field
      name: RTC_MEM_CRC_START
      bit_offset: 8
      bit_width: 1
      description: reg_rtc_mem_crc_start
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_ADDR
      bit_offset: 9
      bit_width: 11
      description: reg_rtc_mem_crc_addr
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_LEN
      bit_offset: 20
      bit_width: 11
      description: reg_rtc_mem_crc_len
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_FINISH
      bit_offset: 31
      bit_width: 1
      description: reg_rtc_mem_crc_finish
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_FASTMEM_CRC
    addr: 0x4c
    size_bits: 32
    description: reserved
    fields:
    - !Field
      name: RTC_MEM_CRC_RES
      bit_offset: 0
      bit_width: 32
      description: reg_rtc_mem_crc_res
      read_allowed: true
      write_allowed: false
  - !Register
    name: REDUNDANT_ECO_CTRL
    addr: 0x50
    size_bits: 32
    description: eco register
    fields:
    - !Field
      name: REDUNDANT_ECO_DRIVE
      bit_offset: 0
      bit_width: 1
      description: reg_redundant_eco_drive
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDUNDANT_ECO_RESULT
      bit_offset: 1
      bit_width: 1
      description: reg_redundant_eco_result
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x54
    size_bits: 32
    description: clock gating register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: reg_clk_en
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSCLK_CONF
    addr: 0x58
    size_bits: 32
    description: system clock config register
    reset_value: 0x1
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      description: reg_pre_div_cnt
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOC_CLK_SEL
      bit_offset: 10
      bit_width: 2
      description: reg_soc_clk_sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_XTAL_FREQ
      bit_offset: 12
      bit_width: 7
      description: reg_clk_xtal_freq
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLK_DIV_EN
      bit_offset: 19
      bit_width: 1
      description: reg_clk_div_en
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_PVT
    addr: 0x5c
    size_bits: 32
    description: mem pvt register
    reset_value: 0x3
    fields:
    - !Field
      name: MEM_PATH_LEN
      bit_offset: 0
      bit_width: 4
      description: reg_mem_path_len
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_ERR_CNT_CLR
      bit_offset: 4
      bit_width: 1
      description: reg_mem_err_cnt_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: MONITOR_EN
      bit_offset: 5
      bit_width: 1
      description: reg_mem_pvt_monitor_en
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TIMING_ERR_CNT
      bit_offset: 6
      bit_width: 16
      description: reg_mem_timing_err_cnt
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_VT_SEL
      bit_offset: 22
      bit_width: 2
      description: reg_mem_vt_sel
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_LVT_CONF
    addr: 0x60
    size_bits: 32
    description: mem pvt register
    reset_value: 0x3
    fields:
    - !Field
      name: COMB_PATH_LEN_LVT
      bit_offset: 0
      bit_width: 5
      description: reg_comb_path_len_lvt
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMB_ERR_CNT_CLR_LVT
      bit_offset: 5
      bit_width: 1
      description: reg_comb_err_cnt_clr_lvt
      read_allowed: false
      write_allowed: true
    - !Field
      name: COMB_PVT_MONITOR_EN_LVT
      bit_offset: 6
      bit_width: 1
      description: reg_comb_pvt_monitor_en_lvt
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_NVT_CONF
    addr: 0x64
    size_bits: 32
    description: mem pvt register
    reset_value: 0x3
    fields:
    - !Field
      name: COMB_PATH_LEN_NVT
      bit_offset: 0
      bit_width: 5
      description: reg_comb_path_len_nvt
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMB_ERR_CNT_CLR_NVT
      bit_offset: 5
      bit_width: 1
      description: reg_comb_err_cnt_clr_nvt
      read_allowed: false
      write_allowed: true
    - !Field
      name: COMB_PVT_MONITOR_EN_NVT
      bit_offset: 6
      bit_width: 1
      description: reg_comb_pvt_monitor_en_nvt
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_HVT_CONF
    addr: 0x68
    size_bits: 32
    description: mem pvt register
    reset_value: 0x3
    fields:
    - !Field
      name: COMB_PATH_LEN_HVT
      bit_offset: 0
      bit_width: 5
      description: reg_comb_path_len_hvt
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMB_ERR_CNT_CLR_HVT
      bit_offset: 5
      bit_width: 1
      description: reg_comb_err_cnt_clr_hvt
      read_allowed: false
      write_allowed: true
    - !Field
      name: COMB_PVT_MONITOR_EN_HVT
      bit_offset: 6
      bit_width: 1
      description: reg_comb_pvt_monitor_en_hvt
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMB_PVT_ERR_LVT_SITE0
    addr: 0x6c
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE0
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_lvt_site0
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE0
    addr: 0x70
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE0
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_nvt_site0
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE0
    addr: 0x74
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE0
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_hvt_site0
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_LVT_SITE1
    addr: 0x78
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE1
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_lvt_site1
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE1
    addr: 0x7c
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE1
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_nvt_site1
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE1
    addr: 0x80
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE1
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_hvt_site1
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_LVT_SITE2
    addr: 0x84
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE2
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_lvt_site2
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE2
    addr: 0x88
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE2
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_nvt_site2
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE2
    addr: 0x8c
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE2
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_hvt_site2
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_LVT_SITE3
    addr: 0x90
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_LVT_SITE3
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_lvt_site3
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_NVT_SITE3
    addr: 0x94
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_NVT_SITE3
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_nvt_site3
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMB_PVT_ERR_HVT_SITE3
    addr: 0x98
    size_bits: 32
    description: mem pvt register
    fields:
    - !Field
      name: COMB_TIMING_ERR_CNT_HVT_SITE3
      bit_offset: 0
      bit_width: 16
      description: reg_comb_timing_err_cnt_hvt_site3
      read_allowed: true
      write_allowed: false
  - !Register
    name: SYSTEM_REG_DATE
    addr: 0xffc
    size_bits: 32
    description: Version register
    reset_value: 0x2007150
    fields:
    - !Field
      name: SYSTEM_REG_DATE
      bit_offset: 0
      bit_width: 28
      description: reg_system_reg_date
      read_allowed: true
      write_allowed: true
- !Module
  name: SYSTIMER
  description: System Timer
  base_addr: 0x60023000
  size: 0x78
  registers:
  - !Register
    name: CONF
    addr: 0x0
    size_bits: 32
    description: SYSTIMER_CONF.
    reset_value: 0x46000000
    fields:
    - !Field
      name: SYSTIMER_CLK_FO
      bit_offset: 0
      bit_width: 1
      description: systimer clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET2_WORK_EN
      bit_offset: 22
      bit_width: 1
      description: target2 work enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET1_WORK_EN
      bit_offset: 23
      bit_width: 1
      description: target1 work enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET0_WORK_EN
      bit_offset: 24
      bit_width: 1
      description: target0 work enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_UNIT1_CORE1_STALL_EN
      bit_offset: 25
      bit_width: 1
      description: If timer unit1 is stalled when core1 stalled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_UNIT1_CORE0_STALL_EN
      bit_offset: 26
      bit_width: 1
      description: If timer unit1 is stalled when core0 stalled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_UNIT0_CORE1_STALL_EN
      bit_offset: 27
      bit_width: 1
      description: If timer unit0 is stalled when core1 stalled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_UNIT0_CORE0_STALL_EN
      bit_offset: 28
      bit_width: 1
      description: If timer unit0 is stalled when core0 stalled
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_UNIT1_WORK_EN
      bit_offset: 29
      bit_width: 1
      description: timer unit1 work enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_UNIT0_WORK_EN
      bit_offset: 30
      bit_width: 1
      description: timer unit0 work enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: register file clk gating
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNIT0_OP
    addr: 0x4
    size_bits: 32
    description: SYSTIMER_UNIT0_OP.
    fields:
    - !Field
      name: TIMER_UNIT0_VALUE_VALID
      bit_offset: 29
      bit_width: 1
      description: reg_timer_unit0_value_valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER_UNIT0_UPDATE
      bit_offset: 30
      bit_width: 1
      description: update timer_unit0
      read_allowed: false
      write_allowed: true
  - !Register
    name: UNIT1_OP
    addr: 0x8
    size_bits: 32
    description: SYSTIMER_UNIT1_OP.
    fields:
    - !Field
      name: TIMER_UNIT1_VALUE_VALID
      bit_offset: 29
      bit_width: 1
      description: timer value is sync and valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER_UNIT1_UPDATE
      bit_offset: 30
      bit_width: 1
      description: update timer unit1
      read_allowed: false
      write_allowed: true
  - !Register
    name: UNIT0_LOAD_HI
    addr: 0xc
    size_bits: 32
    description: SYSTIMER_UNIT0_LOAD_HI.
    fields:
    - !Field
      name: TIMER_UNIT0_LOAD_HI
      bit_offset: 0
      bit_width: 20
      description: timer unit0 load high 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNIT0_LOAD_LO
    addr: 0x10
    size_bits: 32
    description: SYSTIMER_UNIT0_LOAD_LO.
    fields:
    - !Field
      name: TIMER_UNIT0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: timer unit0 load low 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNIT1_LOAD_HI
    addr: 0x14
    size_bits: 32
    description: SYSTIMER_UNIT1_LOAD_HI.
    fields:
    - !Field
      name: TIMER_UNIT1_LOAD_HI
      bit_offset: 0
      bit_width: 20
      description: timer unit1 load high 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNIT1_LOAD_LO
    addr: 0x18
    size_bits: 32
    description: SYSTIMER_UNIT1_LOAD_LO.
    fields:
    - !Field
      name: TIMER_UNIT1_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: timer unit1 load low 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET0_HI
    addr: 0x1c
    size_bits: 32
    description: SYSTIMER_TARGET0_HI.
    fields:
    - !Field
      name: TIMER_TARGET0_HI
      bit_offset: 0
      bit_width: 20
      description: timer taget0 high 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET0_LO
    addr: 0x20
    size_bits: 32
    description: SYSTIMER_TARGET0_LO.
    fields:
    - !Field
      name: TIMER_TARGET0_LO
      bit_offset: 0
      bit_width: 32
      description: timer taget0 low 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET1_HI
    addr: 0x24
    size_bits: 32
    description: SYSTIMER_TARGET1_HI.
    fields:
    - !Field
      name: TIMER_TARGET1_HI
      bit_offset: 0
      bit_width: 20
      description: timer taget1 high 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET1_LO
    addr: 0x28
    size_bits: 32
    description: SYSTIMER_TARGET1_LO.
    fields:
    - !Field
      name: TIMER_TARGET1_LO
      bit_offset: 0
      bit_width: 32
      description: timer taget1 low 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET2_HI
    addr: 0x2c
    size_bits: 32
    description: SYSTIMER_TARGET2_HI.
    fields:
    - !Field
      name: TIMER_TARGET2_HI
      bit_offset: 0
      bit_width: 20
      description: timer taget2 high 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET2_LO
    addr: 0x30
    size_bits: 32
    description: SYSTIMER_TARGET2_LO.
    fields:
    - !Field
      name: TIMER_TARGET2_LO
      bit_offset: 0
      bit_width: 32
      description: timer taget2 low 32 bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET0_CONF
    addr: 0x34
    size_bits: 32
    description: SYSTIMER_TARGET0_CONF.
    fields:
    - !Field
      name: TARGET0_PERIOD
      bit_offset: 0
      bit_width: 26
      description: target0 period
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET0_PERIOD_MODE
      bit_offset: 30
      bit_width: 1
      description: Set target0 to period mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET0_TIMER_UNIT_SEL
      bit_offset: 31
      bit_width: 1
      description: select which unit to compare
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET1_CONF
    addr: 0x38
    size_bits: 32
    description: SYSTIMER_TARGET1_CONF.
    fields:
    - !Field
      name: TARGET1_PERIOD
      bit_offset: 0
      bit_width: 26
      description: target1 period
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET1_PERIOD_MODE
      bit_offset: 30
      bit_width: 1
      description: Set target1 to period mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET1_TIMER_UNIT_SEL
      bit_offset: 31
      bit_width: 1
      description: select which unit to compare
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET2_CONF
    addr: 0x3c
    size_bits: 32
    description: SYSTIMER_TARGET2_CONF.
    fields:
    - !Field
      name: TARGET2_PERIOD
      bit_offset: 0
      bit_width: 26
      description: target2 period
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET2_PERIOD_MODE
      bit_offset: 30
      bit_width: 1
      description: Set target2 to period mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET2_TIMER_UNIT_SEL
      bit_offset: 31
      bit_width: 1
      description: select which unit to compare
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNIT0_VALUE_HI
    addr: 0x40
    size_bits: 32
    description: SYSTIMER_UNIT0_VALUE_HI.
    fields:
    - !Field
      name: TIMER_UNIT0_VALUE_HI
      bit_offset: 0
      bit_width: 20
      description: timer read value high 32bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: UNIT0_VALUE_LO
    addr: 0x44
    size_bits: 32
    description: SYSTIMER_UNIT0_VALUE_LO.
    fields:
    - !Field
      name: TIMER_UNIT0_VALUE_LO
      bit_offset: 0
      bit_width: 32
      description: timer read value low 32bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: UNIT1_VALUE_HI
    addr: 0x48
    size_bits: 32
    description: SYSTIMER_UNIT1_VALUE_HI.
    fields:
    - !Field
      name: TIMER_UNIT1_VALUE_HI
      bit_offset: 0
      bit_width: 20
      description: timer read value high 32bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: UNIT1_VALUE_LO
    addr: 0x4c
    size_bits: 32
    description: SYSTIMER_UNIT1_VALUE_LO.
    fields:
    - !Field
      name: TIMER_UNIT1_VALUE_LO
      bit_offset: 0
      bit_width: 32
      description: timer read value low 32bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMP0_LOAD
    addr: 0x50
    size_bits: 32
    description: SYSTIMER_COMP0_LOAD.
    fields:
    - !Field
      name: TIMER_COMP0_LOAD
      bit_offset: 0
      bit_width: 1
      description: timer comp0 load value
      read_allowed: false
      write_allowed: true
  - !Register
    name: COMP1_LOAD
    addr: 0x54
    size_bits: 32
    description: SYSTIMER_COMP1_LOAD.
    fields:
    - !Field
      name: TIMER_COMP1_LOAD
      bit_offset: 0
      bit_width: 1
      description: timer comp1 load value
      read_allowed: false
      write_allowed: true
  - !Register
    name: COMP2_LOAD
    addr: 0x58
    size_bits: 32
    description: SYSTIMER_COMP2_LOAD.
    fields:
    - !Field
      name: TIMER_COMP2_LOAD
      bit_offset: 0
      bit_width: 1
      description: timer comp2 load value
      read_allowed: false
      write_allowed: true
  - !Register
    name: UNIT0_LOAD
    addr: 0x5c
    size_bits: 32
    description: SYSTIMER_UNIT0_LOAD.
    fields:
    - !Field
      name: TIMER_UNIT0_LOAD
      bit_offset: 0
      bit_width: 1
      description: timer unit0 load value
      read_allowed: false
      write_allowed: true
  - !Register
    name: UNIT1_LOAD
    addr: 0x60
    size_bits: 32
    description: SYSTIMER_UNIT1_LOAD.
    fields:
    - !Field
      name: TIMER_UNIT1_LOAD
      bit_offset: 0
      bit_width: 1
      description: timer unit1 load value
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x64
    size_bits: 32
    description: SYSTIMER_INT_ENA.
    fields:
    - !Field
      name: TARGET0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: interupt0 enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: interupt1 enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET2_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: interupt2 enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x68
    size_bits: 32
    description: SYSTIMER_INT_RAW.
    fields:
    - !Field
      name: TARGET0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: interupt0 raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TARGET1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: interupt1 raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: TARGET2_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: interupt2 raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x6c
    size_bits: 32
    description: SYSTIMER_INT_CLR.
    fields:
    - !Field
      name: TARGET0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: interupt0 clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: TARGET1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: interupt1 clear
      read_allowed: false
      write_allowed: true
    - !Field
      name: TARGET2_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: interupt2 clear
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x70
    size_bits: 32
    description: SYSTIMER_INT_ST.
    fields:
    - !Field
      name: TARGET0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: reg_target0_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TARGET1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: reg_target1_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: TARGET2_INT_ST
      bit_offset: 2
      bit_width: 1
      description: reg_target2_int_st
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0xfc
    size_bits: 32
    description: SYSTIMER_DATE.
    reset_value: 0x2006171
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: reg_date
      read_allowed: true
      write_allowed: true
- !Module
  name: TIMG0
  description: Timer Group
  base_addr: 0x6001f000
  size: 0x68
  registers:
  - !Register
    name: T0CONFIG
    addr: 0x0
    size_bits: 32
    description: TIMG_T0CONFIG_REG.
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: reg_t0_use_xtal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: reg_t0_alarm_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVCNT_RST
      bit_offset: 12
      bit_width: 1
      description: reg_t0_divcnt_rst.
      read_allowed: false
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: reg_t0_divider.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: reg_t0_autoreload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: reg_t0_increase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: reg_t0_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x4
    size_bits: 32
    description: TIMG_T0LO_REG.
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: t0_lo
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x8
    size_bits: 32
    description: TIMG_T0HI_REG.
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 22
      description: t0_hi
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0xc
    size_bits: 32
    description: TIMG_T0UPDATE_REG.
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: t0_update
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x10
    size_bits: 32
    description: TIMG_T0ALARMLO_REG.
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: reg_t0_alarm_lo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x14
    size_bits: 32
    description: TIMG_T0ALARMHI_REG.
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 22
      description: reg_t0_alarm_hi.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x18
    size_bits: 32
    description: TIMG_T0LOADLO_REG.
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: reg_t0_load_lo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x1c
    size_bits: 32
    description: TIMG_T0LOADHI_REG.
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 22
      description: reg_t0_load_hi.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x20
    size_bits: 32
    description: TIMG_T0LOAD_REG.
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: t0_load
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTCONFIG0
    addr: 0x48
    size_bits: 32
    description: TIMG_WDTCONFIG0_REG.
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 12
      bit_width: 1
      description: reg_wdt_appcpu_reset_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 13
      bit_width: 1
      description: reg_wdt_procpu_reset_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: reg_wdt_flashboot_mod_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: reg_wdt_sys_reset_length.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: reg_wdt_cpu_reset_length.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_USE_XTAL
      bit_offset: 21
      bit_width: 1
      description: reg_wdt_use_xtal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CONF_UPDATE_EN
      bit_offset: 22
      bit_width: 1
      description: reg_wdt_conf_update_en.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: reg_wdt_stg3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: reg_wdt_stg2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: reg_wdt_stg1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: reg_wdt_stg0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: reg_wdt_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x4c
    size_bits: 32
    description: TIMG_WDTCONFIG1_REG.
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_DIVCNT_RST
      bit_offset: 0
      bit_width: 1
      description: reg_wdt_divcnt_rst.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_CLK_PRESCALE
      bit_offset: 16
      bit_width: 16
      description: reg_wdt_clk_prescale.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x50
    size_bits: 32
    description: TIMG_WDTCONFIG2_REG.
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg0_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x54
    size_bits: 32
    description: TIMG_WDTCONFIG3_REG.
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg1_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x58
    size_bits: 32
    description: TIMG_WDTCONFIG4_REG.
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg2_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x5c
    size_bits: 32
    description: TIMG_WDTCONFIG5_REG.
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg3_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x60
    size_bits: 32
    description: TIMG_WDTFEED_REG.
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: wdt_feed
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x64
    size_bits: 32
    description: TIMG_WDTWPROTECT_REG.
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_wkey.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x68
    size_bits: 32
    description: TIMG_RTCCALICFG_REG.
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      description: reg_rtc_cali_start_cycling.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      description: reg_rtc_cali_clk_sel.0:rtcslowclock.1:clk_80m.2:xtal_32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      description: rtc_cali_rdy
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      description: reg_rtc_cali_max.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      description: reg_rtc_cali_start.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x6c
    size_bits: 32
    description: TIMG_RTCCALICFG1_REG.
    fields:
    - !Field
      name: RTC_CALI_CYCLING_DATA_VLD
      bit_offset: 0
      bit_width: 1
      description: rtc_cali_cycling_data_vld
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      description: rtc_cali_value
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_TIMG
    addr: 0x70
    size_bits: 32
    description: INT_ENA_TIMG_REG
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: t0_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: wdt_int_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x74
    size_bits: 32
    description: INT_RAW_TIMG_REG
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: t0_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: wdt_int_raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMG
    addr: 0x78
    size_bits: 32
    description: INT_ST_TIMG_REG
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: t0_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 1
      bit_width: 1
      description: wdt_int_st
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0x7c
    size_bits: 32
    description: INT_CLR_TIMG_REG
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: t0_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: wdt_int_clr
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTCCALICFG2
    addr: 0x80
    size_bits: 32
    description: TIMG_RTCCALICFG2_REG.
    reset_value: 0xffffff98
    fields:
    - !Field
      name: RTC_CALI_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: timeoutindicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_TIMEOUT_RST_CNT
      bit_offset: 3
      bit_width: 4
      description: reg_rtc_cali_timeout_rst_cnt.Cyclesthatreleasecalibrationtimeoutreset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_TIMEOUT_THRES
      bit_offset: 7
      bit_width: 25
      description: reg_rtc_cali_timeout_thres.timeoutifcalivaluecountsoverthreshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTIMG_DATE
    addr: 0xf8
    size_bits: 32
    description: TIMG_NTIMG_DATE_REG.
    reset_value: 0x2006191
    fields:
    - !Field
      name: NTIMGS_DATE
      bit_offset: 0
      bit_width: 28
      description: reg_ntimers_date.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGCLK
    addr: 0xfc
    size_bits: 32
    description: TIMG_REGCLK_REG.
    reset_value: 0x60000000
    fields:
    - !Field
      name: WDT_CLK_IS_ACTIVE
      bit_offset: 29
      bit_width: 1
      description: reg_wdt_clk_is_active.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_CLK_IS_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: reg_timer_clk_is_active.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: reg_clk_en.
      read_allowed: true
      write_allowed: true
- !Module
  name: TIMG1
  description: Timer Group
  base_addr: 0x60020000
  size: 0x68
  registers:
  - !Register
    name: T0CONFIG
    addr: 0x0
    size_bits: 32
    description: TIMG_T0CONFIG_REG.
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: reg_t0_use_xtal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: reg_t0_alarm_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVCNT_RST
      bit_offset: 12
      bit_width: 1
      description: reg_t0_divcnt_rst.
      read_allowed: false
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: reg_t0_divider.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: reg_t0_autoreload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: reg_t0_increase.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: reg_t0_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x4
    size_bits: 32
    description: TIMG_T0LO_REG.
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: t0_lo
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x8
    size_bits: 32
    description: TIMG_T0HI_REG.
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 22
      description: t0_hi
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0xc
    size_bits: 32
    description: TIMG_T0UPDATE_REG.
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: t0_update
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x10
    size_bits: 32
    description: TIMG_T0ALARMLO_REG.
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: reg_t0_alarm_lo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x14
    size_bits: 32
    description: TIMG_T0ALARMHI_REG.
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 22
      description: reg_t0_alarm_hi.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x18
    size_bits: 32
    description: TIMG_T0LOADLO_REG.
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: reg_t0_load_lo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x1c
    size_bits: 32
    description: TIMG_T0LOADHI_REG.
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 22
      description: reg_t0_load_hi.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x20
    size_bits: 32
    description: TIMG_T0LOAD_REG.
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: t0_load
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTCONFIG0
    addr: 0x48
    size_bits: 32
    description: TIMG_WDTCONFIG0_REG.
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 12
      bit_width: 1
      description: reg_wdt_appcpu_reset_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 13
      bit_width: 1
      description: reg_wdt_procpu_reset_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: reg_wdt_flashboot_mod_en.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: reg_wdt_sys_reset_length.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: reg_wdt_cpu_reset_length.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_USE_XTAL
      bit_offset: 21
      bit_width: 1
      description: reg_wdt_use_xtal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CONF_UPDATE_EN
      bit_offset: 22
      bit_width: 1
      description: reg_wdt_conf_update_en.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: reg_wdt_stg3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: reg_wdt_stg2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: reg_wdt_stg1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: reg_wdt_stg0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: reg_wdt_en.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x4c
    size_bits: 32
    description: TIMG_WDTCONFIG1_REG.
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_DIVCNT_RST
      bit_offset: 0
      bit_width: 1
      description: reg_wdt_divcnt_rst.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_CLK_PRESCALE
      bit_offset: 16
      bit_width: 16
      description: reg_wdt_clk_prescale.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x50
    size_bits: 32
    description: TIMG_WDTCONFIG2_REG.
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg0_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x54
    size_bits: 32
    description: TIMG_WDTCONFIG3_REG.
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg1_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x58
    size_bits: 32
    description: TIMG_WDTCONFIG4_REG.
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg2_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x5c
    size_bits: 32
    description: TIMG_WDTCONFIG5_REG.
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_stg3_hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x60
    size_bits: 32
    description: TIMG_WDTFEED_REG.
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: wdt_feed
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x64
    size_bits: 32
    description: TIMG_WDTWPROTECT_REG.
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: reg_wdt_wkey.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x68
    size_bits: 32
    description: TIMG_RTCCALICFG_REG.
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      description: reg_rtc_cali_start_cycling.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      description: reg_rtc_cali_clk_sel.0:rtcslowclock.1:clk_80m.2:xtal_32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      description: rtc_cali_rdy
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      description: reg_rtc_cali_max.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      description: reg_rtc_cali_start.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x6c
    size_bits: 32
    description: TIMG_RTCCALICFG1_REG.
    fields:
    - !Field
      name: RTC_CALI_CYCLING_DATA_VLD
      bit_offset: 0
      bit_width: 1
      description: rtc_cali_cycling_data_vld
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      description: rtc_cali_value
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA_TIMG
    addr: 0x70
    size_bits: 32
    description: INT_ENA_TIMG_REG
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: t0_int_ena
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: wdt_int_ena
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x74
    size_bits: 32
    description: INT_RAW_TIMG_REG
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: t0_int_raw
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: wdt_int_raw
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMG
    addr: 0x78
    size_bits: 32
    description: INT_ST_TIMG_REG
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: t0_int_st
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 1
      bit_width: 1
      description: wdt_int_st
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0x7c
    size_bits: 32
    description: INT_CLR_TIMG_REG
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: t0_int_clr
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: wdt_int_clr
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTCCALICFG2
    addr: 0x80
    size_bits: 32
    description: TIMG_RTCCALICFG2_REG.
    reset_value: 0xffffff98
    fields:
    - !Field
      name: RTC_CALI_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: timeoutindicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_TIMEOUT_RST_CNT
      bit_offset: 3
      bit_width: 4
      description: reg_rtc_cali_timeout_rst_cnt.Cyclesthatreleasecalibrationtimeoutreset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_TIMEOUT_THRES
      bit_offset: 7
      bit_width: 25
      description: reg_rtc_cali_timeout_thres.timeoutifcalivaluecountsoverthreshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTIMG_DATE
    addr: 0xf8
    size_bits: 32
    description: TIMG_NTIMG_DATE_REG.
    reset_value: 0x2006191
    fields:
    - !Field
      name: NTIMGS_DATE
      bit_offset: 0
      bit_width: 28
      description: reg_ntimers_date.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGCLK
    addr: 0xfc
    size_bits: 32
    description: TIMG_REGCLK_REG.
    reset_value: 0x60000000
    fields:
    - !Field
      name: WDT_CLK_IS_ACTIVE
      bit_offset: 29
      bit_width: 1
      description: reg_wdt_clk_is_active.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_CLK_IS_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: reg_timer_clk_is_active.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: reg_clk_en.
      read_allowed: true
      write_allowed: true
- !Module
  name: UART0
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x60000000
  size: 0x84
  registers:
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than what rxfifo_full_thrhd specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the FIFO can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver recevies
        Xon char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        Xoff char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL
        characters, after all data in Tx-FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when detects a clash
        between transmitter and receiver in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input rxd edge
        changes more times than what reg_active_threshold specifies in light sleeping
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when frm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for txfifo_empty_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for uart_wakeup_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xoff_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the uart_wakeup_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 12
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The decimal part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FILT
    addr: 0x18
    size_bits: 32
    description: Rx Filter configuration
    reset_value: 0x8
    fields:
    - !Field
      name: GLITCH_FILT
      bit_offset: 0
      bit_width: 8
      description: when input pulse width is lower than this value, the pulse is ignored.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable Rx signal filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    description: UART status register
    reset_value: 0xe000c000
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the byte number of valid data in Rx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the byte number of data in Tx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal uart dtr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal uart rts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the  level of the internal uart txd signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x1000001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: This register is used to set the length of data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send NULL when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1''h1: The IrDA transmitter''s 11th bit is the same as 10th bit.
        1''h0: Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of  IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the uart receive-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the uart transmit-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1''h1: Receiver stops storing data into FIFO when data is wrong.
        1''h0: Receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOBAUD_EN
      bit_offset: 27
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: UART memory clock gate enable signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    reset_value: 0xc060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 9
      description: It will produce rxfifo_full_int interrupt when receiver receives
        more data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 9
      bit_width: 9
      description: It will produce txfifo_empty_int interrupt when the data amount
        in Tx-FIFO is less than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_RX_DAT_OVF
      bit_offset: 18
      bit_width: 1
      description: Disable UART Rx data overflow detect.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 19
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 20
      bit_width: 1
      description: This is the flow enable bit for UART receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 21
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. It is used in
        baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    description: Software flow-control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. It is used with register
        sw_xon or sw_xoff.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable the transmitter to go on sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the  transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send Xon char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send Xoff char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    description: Sleep-mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The uart is activated from light sleeping mode when the input rxd
        edge changes more times than this register value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3c
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x26e0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the data amount in Rx-FIFO is more than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xoff char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the Xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x40
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x2200
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the data amount in Rx-FIFO is less than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xon char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the Xon flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXBRK_CONF
    addr: 0x44
    size_bits: 32
    description: Tx Break character configuration
    reset_value: 0xa
    fields:
    - !Field
      name: TX_BRK_NUM
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x48
    size_bits: 32
    description: Frame-end idle configuration
    reset_value: 0x40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce frame end signal when receiver takes more time
        to receive one byte data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x4c
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose the rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable receiver could receive data when the transmitter
        is transmitting data in rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1''h1: enable rs485 transmitter to send data when rs485 receiver
        line is busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x50
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x54
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        last at_cmd and the next data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x58
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x5c
    size_bits: 32
    description: AT escape sequence detection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continuous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x60
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0xa0012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for receive-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for transmit-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 9
      description: This register is used to configure the maximum amount of data that
        can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 16
      bit_width: 10
      description: This register is used to configure the threshold time that receiver
        takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when
        the receiver takes more time to receive one byte with rx_tout_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 26
      bit_width: 1
      description: Set this bit to force power down UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power up UART memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x64
    size_bits: 32
    description: Tx-FIFO write and read offset address.
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when software
        writes Tx-FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when Tx-FSM
        reads data via Tx-FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x68
    size_bits: 32
    description: Rx-FIFO write and read offset address.
    reset_value: 0x80100
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX-FIFO when software
        reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl
        writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x6c
    size_bits: 32
    description: UART transmit and receive status.
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x70
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        positive edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x74
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        negative edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK_CONF
    addr: 0x78
    size_bits: 32
    description: UART core clock configuration
    reset_value: 0x3701000
    fields:
    - !Field
      name: SCLK_DIV_B
      bit_offset: 0
      bit_width: 6
      description: The  denominator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 6
      bit_width: 6
      description: The numerator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 12
      bit_width: 8
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 2
      description: 'UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable UART Tx/Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_CORE
      bit_offset: 23
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx/Rx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SCLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable UART Tx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SCLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable UART Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RST_CORE
      bit_offset: 26
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST_CORE
      bit_offset: 27
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Rx.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    description: UART Version register
    reset_value: 0x2008270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x80
    size_bits: 32
    description: UART ID register
    reset_value: 0x40000500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 30
      description: This register is used to configure the uart_id.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH_SPEED
      bit_offset: 30
      bit_width: 1
      description: 'This bit used to select synchronize mode. 1: Registers are auto
        synchronized into UART Core clock and UART core should be keep the same with
        APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE
        to synchronize registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Software write 1 would synchronize registers into UART Core clock
        domain and would be cleared by hardware after synchronization is done.
      read_allowed: true
      write_allowed: true
- !Module
  name: UART1
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x60010000
  size: 0x84
  registers:
  - !Register
    name: FIFO
    addr: 0x0
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: Raw interrupt status
    reset_value: 0x2
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than what rxfifo_full_thrhd specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error .
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        more data than the FIFO can store.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver takes
        more time than rx_tout_thrhd to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver recevies
        Xon char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver receives
        Xoff char when uart_sw_flow_con_en is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL
        characters, after all data in Tx-FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when transmitter has
        send out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a parity error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        a data frame error from the echo of transmitter in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when detects a clash
        between transmitter and receiver in rs485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when receiver detects
        the configured at_cmd char.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input rxd edge
        changes more times than what reg_active_threshold specifies in light sleeping
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for parity_err_int_raw when parity_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for frm_err_int_raw when frm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for brk_det_int_raw when brk_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is
        set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for tx_done_int_raw when tx_done_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for rxfifo_full_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for txfifo_empty_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for frm_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for rxfifo_ovf_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for dsr_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for cts_chg_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for brk_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for rxfifo_tout_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for sw_xon_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for sw_xoff_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for glitch_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for tx_brk_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for tx_brk_idle_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for tx_done_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for rs485_parity_err_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for rs485_clash_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for at_cmd_char_det_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for uart_wakeup_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rxfifo_full_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear txfifo_empty_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the dsr_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the cts_chg_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the brk_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the sw_xon_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the sw_xoff_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the glitch_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the tx_brk_done_int_raw interrupt..
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the tx_done_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the rs485_clash_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the uart_wakeup_int_raw interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x14
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 12
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The decimal part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FILT
    addr: 0x18
    size_bits: 32
    description: Rx Filter configuration
    reset_value: 0x8
    fields:
    - !Field
      name: GLITCH_FILT
      bit_offset: 0
      bit_width: 8
      description: when input pulse width is lower than this value, the pulse is ignored.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable Rx signal filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x1c
    size_bits: 32
    description: UART status register
    reset_value: 0xe000c000
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the byte number of valid data in Rx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: The register represent the level value of the internal uart dsr
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represent the level value of the internal uart cts
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represent the  level value of the internal uart rxd
        signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the byte number of data in Tx-FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal uart dtr signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal uart rts signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the  level of the internal uart txd signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x1000001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: This register is used to configure the parity check mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: This register is used to set the length of data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: This register is used to set the length of  stop bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software rts signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software dtr signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enbale transmitter to  send NULL when the process
        of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1''h1: The IrDA transmitter''s 11th bit is the same as 10th bit.
        1''h0: Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of  IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the uart receive-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the uart transmit-FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse the level value of uart rxd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse the level value of uart cts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse the level value of uart dsr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse the level value of uart txd signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse the level value of uart rts signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse the level value of uart dtr signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1''h1: Receiver stops storing data into FIFO when data is wrong.
        1''h0: Receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOBAUD_EN
      bit_offset: 27
      bit_width: 1
      description: This is the enable bit for detecting baudrate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: UART memory clock gate enable signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x24
    size_bits: 32
    description: Configuration register 1
    reset_value: 0xc060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 9
      description: It will produce rxfifo_full_int interrupt when receiver receives
        more data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 9
      bit_width: 9
      description: It will produce txfifo_empty_int interrupt when the data amount
        in Tx-FIFO is less than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIS_RX_DAT_OVF
      bit_offset: 18
      bit_width: 1
      description: Disable UART Rx data overflow detect.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 19
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 20
      bit_width: 1
      description: This is the flow enable bit for UART receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 21
      bit_width: 1
      description: This is the enble bit for uart receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x28
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores  the value of the maxinum duration time for
        the high level pulse. It is used in baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x30
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of rxd edge change. It is used in
        baud rate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x34
    size_bits: 32
    description: Software flow-control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. It is used with register
        sw_xon or sw_xoff.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control char from the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable the transmitter to go on sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the  transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send Xon char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send Xoff char. It is cleared by hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x38
    size_bits: 32
    description: Sleep-mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The uart is activated from light sleeping mode when the input rxd
        edge changes more times than this register value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3c
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x26e0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the data amount in Rx-FIFO is more than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xoff char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the Xoff flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x40
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x2200
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the data amount in Rx-FIFO is less than this register value
        with uart_sw_flow_con_en set to 1, it will send a Xon char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the Xon flow control char.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TXBRK_CONF
    addr: 0x44
    size_bits: 32
    description: Tx Break character configuration
    reset_value: 0xa
    fields:
    - !Field
      name: TX_BRK_NUM
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when txd_brk is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x48
    size_bits: 32
    description: Frame-end idle configuration
    reset_value: 0x40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: It will produce frame end signal when receiver takes more time
        to receive one byte data than this register value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x4c
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose the rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable receiver could receive data when the transmitter
        is transmitting data in rs485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: '1''h1: enable rs485 transmitter to send data when rs485 receiver
        line is busy.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x50
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the idle duration time before
        the first at_cmd is received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x54
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        last at_cmd and the next data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x58
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the duration time between the
        at_cmd chars.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x5c
    size_bits: 32
    description: AT escape sequence detection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of at_cmd char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the num of continuous at_cmd
        chars received by receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x60
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0xa0012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for receive-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of mem allocated
        for transmit-FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 9
      description: This register is used to configure the maximum amount of data that
        can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 16
      bit_width: 10
      description: This register is used to configure the threshold time that receiver
        takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when
        the receiver takes more time to receive one byte with rx_tout_en set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 26
      bit_width: 1
      description: Set this bit to force power down UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power up UART memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x64
    size_bits: 32
    description: Tx-FIFO write and read offset address.
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when software
        writes Tx-FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Tx-FIFO when Tx-FSM
        reads data via Tx-FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x68
    size_bits: 32
    description: Rx-FIFO write and read offset address.
    reset_value: 0x80100
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX-FIFO when software
        reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl
        writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x6c
    size_bits: 32
    description: UART transmit and receive status.
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x70
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        positive edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x74
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 12
      description: This register stores the minimal input clock count between two
        negative edges. It is used in boudrate-detect process.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK_CONF
    addr: 0x78
    size_bits: 32
    description: UART core clock configuration
    reset_value: 0x3701000
    fields:
    - !Field
      name: SCLK_DIV_B
      bit_offset: 0
      bit_width: 6
      description: The  denominator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_A
      bit_offset: 6
      bit_width: 6
      description: The numerator of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_DIV_NUM
      bit_offset: 12
      bit_width: 8
      description: The integral part of the frequency divider factor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_SEL
      bit_offset: 20
      bit_width: 2
      description: 'UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable UART Tx/Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_CORE
      bit_offset: 23
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx/Rx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SCLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable UART Tx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SCLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable UART Rx clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RST_CORE
      bit_offset: 26
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Tx.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST_CORE
      bit_offset: 27
      bit_width: 1
      description: Write 1 then write 0 to this bit, reset UART Rx.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x7c
    size_bits: 32
    description: UART Version register
    reset_value: 0x2008270
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x80
    size_bits: 32
    description: UART ID register
    reset_value: 0x40000500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 30
      description: This register is used to configure the uart_id.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH_SPEED
      bit_offset: 30
      bit_width: 1
      description: 'This bit used to select synchronize mode. 1: Registers are auto
        synchronized into UART Core clock and UART core should be keep the same with
        APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE
        to synchronize registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Software write 1 would synchronize registers into UART Core clock
        domain and would be cleared by hardware after synchronization is done.
      read_allowed: true
      write_allowed: true
- !Module
  name: UHCI0
  description: Universal Host Controller Interface
  base_addr: 0x60014000
  size: 0x84
  registers:
  - !Register
    name: CONF0
    addr: 0x0
    size_bits: 32
    description: a
    reset_value: 0x6e0
    fields:
    - !Field
      name: TX_RST
      bit_offset: 0
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset decode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST
      bit_offset: 1
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset encode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0_CE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to link up HCI and UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CE
      bit_offset: 3
      bit_width: 1
      description: Set this bit to link up HCI and UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to separate the data frame using a special char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEAD_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to encode the data packet with a formatting header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable UHCI to receive the 16 bit CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_IDLE_EOF_EN
      bit_offset: 8
      bit_width: 1
      description: If this bit is set to 1, UHCI will end the payload receiving process
        when UART has been in idle state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEN_EOF_EN
      bit_offset: 9
      bit_width: 1
      description: If this bit is set to 1, UHCI decoder receiving payload data is
        end when the receiving byte count has reached the specified value. The value
        is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or
        the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set
        to 0, UHCI decoder receiving payload data is end when 0xc0 is received.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCODE_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable data integrity checking by appending a 16
        bit CCITT-CRC to end of the payload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      description: '1''b1: Force clock on for register. 1''b0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RX_BRK_EOF_EN
      bit_offset: 12
      bit_width: 1
      description: If this bit is set to 1, UHCI will end payload receive process
        when NULL frame is received by UART.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when there are some errors
        in EOF in the
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: Soft control int raw bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: Soft control int raw bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_ST
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_ST
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_ST
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_ST
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_ST
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x14
    size_bits: 32
    description: a
    reset_value: 0x33
    fields:
    - !Field
      name: CHECK_SUM_EN
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_SEQ_EN
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_DISABLE
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAVE_HEAD
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHECK_SUM_RE
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ACK_NUM_RE
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_SW_START
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_START
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE0
    addr: 0x18
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_ERR_CAUSE
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: DECODE_STATE
      bit_offset: 3
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE1
    addr: 0x1c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: ENCODE_STATE
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: ESCAPE_CONF
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x33
    fields:
    - !Field
      name: TX_C0_ESC_EN
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DB_ESC_EN
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_11_ESC_EN
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_13_ESC_EN
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_C0_ESC_EN
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DB_ESC_EN
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_11_ESC_EN
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_13_ESC_EN
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: HUNG_CONF
    addr: 0x24
    size_bits: 32
    description: a
    reset_value: 0x810810
    fields:
    - !Field
      name: TXFIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT
      bit_offset: 12
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_SHIFT
      bit_offset: 20
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_ENA
      bit_offset: 23
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACK_NUM
    addr: 0x28
    size_bits: 32
    description: a
    reset_value: 0x8
    fields:
    - !Field
      name: ACK_NUM
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOAD
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_HEAD
    addr: 0x2c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_HEAD
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUICK_SENT
    addr: 0x30
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SINGLE_SEND_NUM
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SINGLE_SEND_EN
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_NUM
      bit_offset: 4
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_EN
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD0
    addr: 0x34
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q0_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD1
    addr: 0x38
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q0_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD0
    addr: 0x3c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q1_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD1
    addr: 0x40
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q1_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD0
    addr: 0x44
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q2_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD1
    addr: 0x48
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q2_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD0
    addr: 0x4c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q3_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD1
    addr: 0x50
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q3_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD0
    addr: 0x54
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q4_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD1
    addr: 0x58
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q4_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD0
    addr: 0x5c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q5_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD1
    addr: 0x60
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q5_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD0
    addr: 0x64
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q6_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD1
    addr: 0x68
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q6_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF0
    addr: 0x6c
    size_bits: 32
    description: a
    reset_value: 0xdcdbc0
    fields:
    - !Field
      name: SEPER_CHAR
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF1
    addr: 0x70
    size_bits: 32
    description: a
    reset_value: 0xdddbdb
    fields:
    - !Field
      name: ESC_SEQ0
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF2
    addr: 0x74
    size_bits: 32
    description: a
    reset_value: 0xdedb11
    fields:
    - !Field
      name: ESC_SEQ1
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF3
    addr: 0x78
    size_bits: 32
    description: a
    reset_value: 0xdfdb13
    fields:
    - !Field
      name: ESC_SEQ2
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_THRES
    addr: 0x7c
    size_bits: 32
    description: a
    reset_value: 0x80
    fields:
    - !Field
      name: PKT_THRS
      bit_offset: 0
      bit_width: 13
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x80
    size_bits: 32
    description: a
    reset_value: 0x2007170
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
- !Module
  name: UHCI1
  description: Universal Host Controller Interface
  base_addr: 0x6000c000
  size: 0x84
  registers:
  - !Register
    name: CONF0
    addr: 0x0
    size_bits: 32
    description: a
    reset_value: 0x6e0
    fields:
    - !Field
      name: TX_RST
      bit_offset: 0
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset decode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RST
      bit_offset: 1
      bit_width: 1
      description: Write 1, then write 0 to this bit to reset encode state machine.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0_CE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to link up HCI and UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CE
      bit_offset: 3
      bit_width: 1
      description: Set this bit to link up HCI and UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to separate the data frame using a special char.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEAD_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to encode the data packet with a formatting header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable UHCI to receive the 16 bit CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_IDLE_EOF_EN
      bit_offset: 8
      bit_width: 1
      description: If this bit is set to 1, UHCI will end the payload receiving process
        when UART has been in idle state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEN_EOF_EN
      bit_offset: 9
      bit_width: 1
      description: If this bit is set to 1, UHCI decoder receiving payload data is
        end when the receiving byte count has reached the specified value. The value
        is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or
        the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set
        to 0, UHCI decoder receiving payload data is end when 0xc0 is received.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCODE_CRC_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable data integrity checking by appending a 16
        bit CCITT-CRC to end of the payload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 11
      bit_width: 1
      description: '1''b1: Force clock on for register. 1''b0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RX_BRK_EOF_EN
      bit_offset: 12
      bit_width: 1
      description: If this bit is set to 1, UHCI will end payload receive process
        when NULL frame is received by UART.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x4
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt raw bit. Triggered when there are some errors
        in EOF in the
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: Soft control int raw bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: Soft control int raw bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ST
    addr: 0x8
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_ST
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_ST
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_ST
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_ST
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL0_INT_ST
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: APP_CTRL1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0xc
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x10
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_START_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL0_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
    - !Field
      name: APP_CTRL1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x14
    size_bits: 32
    description: a
    reset_value: 0x33
    fields:
    - !Field
      name: CHECK_SUM_EN
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_SEQ_EN
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_DISABLE
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAVE_HEAD
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHECK_SUM_RE
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ACK_NUM_RE
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_SW_START
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_START
      bit_offset: 8
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE0
    addr: 0x18
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_ERR_CAUSE
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: false
    - !Field
      name: DECODE_STATE
      bit_offset: 3
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE1
    addr: 0x1c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: ENCODE_STATE
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: ESCAPE_CONF
    addr: 0x20
    size_bits: 32
    description: a
    reset_value: 0x33
    fields:
    - !Field
      name: TX_C0_ESC_EN
      bit_offset: 0
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DB_ESC_EN
      bit_offset: 1
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_11_ESC_EN
      bit_offset: 2
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_13_ESC_EN
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_C0_ESC_EN
      bit_offset: 4
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DB_ESC_EN
      bit_offset: 5
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_11_ESC_EN
      bit_offset: 6
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_13_ESC_EN
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: HUNG_CONF
    addr: 0x24
    size_bits: 32
    description: a
    reset_value: 0x810810
    fields:
    - !Field
      name: TXFIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT
      bit_offset: 12
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_SHIFT
      bit_offset: 20
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_ENA
      bit_offset: 23
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACK_NUM
    addr: 0x28
    size_bits: 32
    description: a
    reset_value: 0x8
    fields:
    - !Field
      name: ACK_NUM
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOAD
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_HEAD
    addr: 0x2c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: RX_HEAD
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUICK_SENT
    addr: 0x30
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SINGLE_SEND_NUM
      bit_offset: 0
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SINGLE_SEND_EN
      bit_offset: 3
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_NUM
      bit_offset: 4
      bit_width: 3
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_EN
      bit_offset: 7
      bit_width: 1
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD0
    addr: 0x34
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q0_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q0_WORD1
    addr: 0x38
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q0_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD0
    addr: 0x3c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q1_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q1_WORD1
    addr: 0x40
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q1_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD0
    addr: 0x44
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q2_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q2_WORD1
    addr: 0x48
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q2_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD0
    addr: 0x4c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q3_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q3_WORD1
    addr: 0x50
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q3_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD0
    addr: 0x54
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q4_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q4_WORD1
    addr: 0x58
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q4_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD0
    addr: 0x5c
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q5_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q5_WORD1
    addr: 0x60
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q5_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD0
    addr: 0x64
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q6_WORD0
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_Q6_WORD1
    addr: 0x68
    size_bits: 32
    description: a
    fields:
    - !Field
      name: SEND_Q6_WORD1
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF0
    addr: 0x6c
    size_bits: 32
    description: a
    reset_value: 0xdcdbc0
    fields:
    - !Field
      name: SEPER_CHAR
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF1
    addr: 0x70
    size_bits: 32
    description: a
    reset_value: 0xdddbdb
    fields:
    - !Field
      name: ESC_SEQ0
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF2
    addr: 0x74
    size_bits: 32
    description: a
    reset_value: 0xdedb11
    fields:
    - !Field
      name: ESC_SEQ1
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF3
    addr: 0x78
    size_bits: 32
    description: a
    reset_value: 0xdfdb13
    fields:
    - !Field
      name: ESC_SEQ2
      bit_offset: 0
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR0
      bit_offset: 8
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR1
      bit_offset: 16
      bit_width: 8
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_THRES
    addr: 0x7c
    size_bits: 32
    description: a
    reset_value: 0x80
    fields:
    - !Field
      name: PKT_THRS
      bit_offset: 0
      bit_width: 13
      description: a
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x80
    size_bits: 32
    description: a
    reset_value: 0x2007170
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: a
      read_allowed: true
      write_allowed: true
- !Module
  name: USB_DEVICE
  description: Full-speed USB Serial/JTAG Controller
  base_addr: 0x60043000
  size: 0x50
  registers:
  - !Register
    name: EP1
    addr: 0x0
    size_bits: 32
    description: USB_DEVICE_EP1_REG.
    fields:
    - !Field
      name: RDWR_BYTE
      bit_offset: 0
      bit_width: 8
      description: Write and read byte data to/from UART Tx/Rx FIFO through this field.
        When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to
        64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set,
        user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know
        how many data is received, then read data from UART Rx FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EP1_CONF
    addr: 0x4
    size_bits: 32
    description: USB_DEVICE_EP1_CONF_REG.
    reset_value: 0x2
    fields:
    - !Field
      name: WR_DONE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to indicate writing byte data to UART Tx FIFO is done.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SERIAL_IN_EP_DATA_FREE
      bit_offset: 1
      bit_width: 1
      description: '1''b1: Indicate UART Tx FIFO is not full and can write data into
        in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART
        Tx FIFO is read by USB Host.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_OUT_EP_DATA_AVAIL
      bit_offset: 2
      bit_width: 1
      description: '1''b1: Indicate there is data in UART Rx FIFO.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x8
    size_bits: 32
    description: USB_DEVICE_INT_RAW_REG.
    reset_value: 0x8
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit turns to high level when flush cmd is received
        for IN endpoint 2 of JTAG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOF_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit turns to high level when SOF frame is received.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit turns to high level when Serial Port OUT
        Endpoint received one packet.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_IN_EMPTY_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit turns to high level when Serial Port IN Endpoint
        is empty.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PID_ERR_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit turns to high level when pid error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC5_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit turns to high level when CRC5 error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC16_ERR_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit turns to high level when CRC16 error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STUFF_ERR_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit turns to high level when stuff error is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit turns to high level when IN token for IN
        endpoint 1 is received.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_BUS_RESET_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit turns to high level when usb bus reset is
        detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit turns to high level when OUT endpoint 1 received
        packet with zero palyload.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit turns to high level when OUT endpoint 2 received
        packet with zero palyload.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0xc
    size_bits: 32
    description: USB_DEVICE_INT_ST_REG.
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOF_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SERIAL_IN_EMPTY_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PID_ERR_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC5_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC16_ERR_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STUFF_ERR_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_BUS_RESET_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x10
    size_bits: 32
    description: USB_DEVICE_INT_ENA_REG.
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOF_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SERIAL_IN_EMPTY_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID_ERR_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC5_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC16_ERR_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STUFF_ERR_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_BUS_RESET_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT
        interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x14
    size_bits: 32
    description: USB_DEVICE_INT_CLR_REG.
    fields:
    - !Field
      name: JTAG_IN_FLUSH_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SOF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SERIAL_OUT_RECV_PKT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SERIAL_IN_EMPTY_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PID_ERR_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CRC5_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CRC16_ERR_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: STUFF_ERR_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_TOKEN_REC_IN_EP1_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: USB_BUS_RESET_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EP1_ZERO_PAYLOAD_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EP2_ZERO_PAYLOAD_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF0
    addr: 0x18
    size_bits: 32
    description: USB_DEVICE_CONF0_REG.
    reset_value: 0x4200
    fields:
    - !Field
      name: PHY_SEL
      bit_offset: 0
      bit_width: 1
      description: Select internal/external PHY
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXCHG_PINS_OVERRIDE
      bit_offset: 1
      bit_width: 1
      description: Enable software control USB D+ D- exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXCHG_PINS
      bit_offset: 2
      bit_width: 1
      description: USB D+ D- exchange
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFH
      bit_offset: 3
      bit_width: 2
      description: Control single-end input high threshold,1.76V to 2V, step 80mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFL
      bit_offset: 5
      bit_width: 2
      description: Control single-end input low threshold,0.8V to 1.04V, step 80mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREF_OVERRIDE
      bit_offset: 7
      bit_width: 1
      description: Enable software control input  threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD_PULL_OVERRIDE
      bit_offset: 8
      bit_width: 1
      description: Enable software control USB D+ D- pullup pulldown
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP_PULLUP
      bit_offset: 9
      bit_width: 1
      description: Control USB D+ pull up.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DP_PULLDOWN
      bit_offset: 10
      bit_width: 1
      description: Control USB D+ pull down.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DM_PULLUP
      bit_offset: 11
      bit_width: 1
      description: Control USB D- pull up.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DM_PULLDOWN
      bit_offset: 12
      bit_width: 1
      description: Control USB D- pull down.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULLUP_VALUE
      bit_offset: 13
      bit_width: 1
      description: Control pull up value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE
      bit_offset: 14
      bit_width: 1
      description: Enable USB pad function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEST
    addr: 0x1c
    size_bits: 32
    description: USB_DEVICE_TEST_REG.
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: Enable test of the USB pad
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_OE
      bit_offset: 1
      bit_width: 1
      description: USB pad oen in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DP
      bit_offset: 2
      bit_width: 1
      description: USB D+ tx value in test
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DM
      bit_offset: 3
      bit_width: 1
      description: USB D- tx value in test
      read_allowed: true
      write_allowed: true
  - !Register
    name: JFIFO_ST
    addr: 0x20
    size_bits: 32
    description: USB_DEVICE_JFIFO_ST_REG.
    reset_value: 0x44
    fields:
    - !Field
      name: IN_FIFO_CNT
      bit_offset: 0
      bit_width: 2
      description: JTAT in fifo counter.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FIFO_EMPTY
      bit_offset: 2
      bit_width: 1
      description: '1: JTAG in fifo is empty.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FIFO_FULL
      bit_offset: 3
      bit_width: 1
      description: '1: JTAG in fifo is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FIFO_CNT
      bit_offset: 4
      bit_width: 2
      description: JTAT out fifo counter.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FIFO_EMPTY
      bit_offset: 6
      bit_width: 1
      description: '1: JTAG out fifo is empty.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FIFO_FULL
      bit_offset: 7
      bit_width: 1
      description: '1: JTAG out fifo is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FIFO_RESET
      bit_offset: 8
      bit_width: 1
      description: Write 1 to reset JTAG in fifo.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_FIFO_RESET
      bit_offset: 9
      bit_width: 1
      description: Write 1 to reset JTAG out fifo.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRAM_NUM
    addr: 0x24
    size_bits: 32
    description: USB_DEVICE_FRAM_NUM_REG.
    fields:
    - !Field
      name: SOF_FRAME_INDEX
      bit_offset: 0
      bit_width: 11
      description: Frame index of received SOF frame.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP0_ST
    addr: 0x28
    size_bits: 32
    description: USB_DEVICE_IN_EP0_ST_REG.
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP0_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP0_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP0_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP1_ST
    addr: 0x2c
    size_bits: 32
    description: USB_DEVICE_IN_EP1_ST_REG.
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP1_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP1_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP1_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP2_ST
    addr: 0x30
    size_bits: 32
    description: USB_DEVICE_IN_EP2_ST_REG.
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP2_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP2_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP2_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EP3_ST
    addr: 0x34
    size_bits: 32
    description: USB_DEVICE_IN_EP3_ST_REG.
    reset_value: 0x1
    fields:
    - !Field
      name: IN_EP3_STATE
      bit_offset: 0
      bit_width: 2
      description: State of IN Endpoint 3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP3_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of IN endpoint 3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EP3_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of IN endpoint 3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EP0_ST
    addr: 0x38
    size_bits: 32
    description: USB_DEVICE_OUT_EP0_ST_REG.
    fields:
    - !Field
      name: OUT_EP0_STATE
      bit_offset: 0
      bit_width: 2
      description: State of OUT Endpoint 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP0_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP0_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of OUT endpoint 0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EP1_ST
    addr: 0x3c
    size_bits: 32
    description: USB_DEVICE_OUT_EP1_ST_REG.
    fields:
    - !Field
      name: OUT_EP1_STATE
      bit_offset: 0
      bit_width: 2
      description: State of OUT Endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of OUT endpoint 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP1_REC_DATA_CNT
      bit_offset: 16
      bit_width: 7
      description: Data count in OUT endpoint 1 when one packet is received.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EP2_ST
    addr: 0x40
    size_bits: 32
    description: USB_DEVICE_OUT_EP2_ST_REG.
    fields:
    - !Field
      name: OUT_EP2_STATE
      bit_offset: 0
      bit_width: 2
      description: State of OUT Endpoint 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_WR_ADDR
      bit_offset: 2
      bit_width: 7
      description: Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT
        is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EP2_RD_ADDR
      bit_offset: 9
      bit_width: 7
      description: Read data address of OUT endpoint 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MISC_CONF
    addr: 0x44
    size_bits: 32
    description: USB_DEVICE_MISC_CONF_REG.
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: '1''h1: Force clock on for register. 1''h0: Support clock only
        when application writes registers.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x48
    size_bits: 32
    description: USB_DEVICE_MEM_CONF_REG.
    reset_value: 0x2
    fields:
    - !Field
      name: USB_MEM_PD
      bit_offset: 0
      bit_width: 1
      description: '1: power down usb memory.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_MEM_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: '1: Force clock on for usb memory.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x80
    size_bits: 32
    description: USB_DEVICE_DATE_REG.
    reset_value: 0x2007300
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: XTS_AES
  description: XTS-AES-128 Flash Encryption
  base_addr: 0x600cc000
  size: 0x30
  registers:
  - !Register
    name: LINESIZE
    addr: 0x40
    size_bits: 32
    description: XTS-AES line-size register
    fields:
    - !Field
      name: LINESIZE
      bit_offset: 0
      bit_width: 1
      description: 'This bit stores the line size parameter. 0: 16Byte, 1: 32Byte.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DESTINATION
    addr: 0x44
    size_bits: 32
    description: XTS-AES destination register
    fields:
    - !Field
      name: DESTINATION
      bit_offset: 0
      bit_width: 1
      description: 'This bit stores the destination. 0: flash(default). 1: reserved.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PHYSICAL_ADDRESS
    addr: 0x48
    size_bits: 32
    description: XTS-AES physical address register
    fields:
    - !Field
      name: PHYSICAL_ADDRESS
      bit_offset: 0
      bit_width: 30
      description: Those bits stores the physical address. If linesize is 16-byte,
        the physical address should be aligned of 16 bytes. If linesize is 32-byte,
        the physical address should be aligned of 32 bytes.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIGGER
    addr: 0x4c
    size_bits: 32
    description: XTS-AES trigger register
    fields:
    - !Field
      name: TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start manual encryption calculation
      read_allowed: false
      write_allowed: true
  - !Register
    name: RELEASE
    addr: 0x50
    size_bits: 32
    description: XTS-AES release register
    fields:
    - !Field
      name: RELEASE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to release the manual encrypted result, after that
        the result will be visible to spi
      read_allowed: false
      write_allowed: true
  - !Register
    name: DESTROY
    addr: 0x54
    size_bits: 32
    description: XTS-AES destroy register
    fields:
    - !Field
      name: DESTROY
      bit_offset: 0
      bit_width: 1
      description: Set this bit to destroy XTS-AES result.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x58
    size_bits: 32
    description: XTS-AES status register
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 2
      description: Those bits shows XTS-AES status. 0=IDLE, 1=WORK, 2=RELEASE, 3=USE.
        IDLE means that XTS-AES is idle. WORK means that XTS-AES is busy with calculation.
        RELEASE means the encrypted result is generated but not visible to mspi. USE
        means that the encrypted result is visible to mspi.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x5c
    size_bits: 32
    description: XTS-AES version control register
    reset_value: 0x20200623
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Those bits stores the version information of XTS-AES.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_MEM[0]
    addr: 0x0
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[1]
    addr: 0x1
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[2]
    addr: 0x2
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[3]
    addr: 0x3
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[4]
    addr: 0x4
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[5]
    addr: 0x5
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[6]
    addr: 0x6
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[7]
    addr: 0x7
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[8]
    addr: 0x8
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[9]
    addr: 0x9
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[10]
    addr: 0xa
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[11]
    addr: 0xb
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[12]
    addr: 0xc
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[13]
    addr: 0xd
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[14]
    addr: 0xe
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
  - !Register
    name: PLAIN_MEM[15]
    addr: 0xf
    size_bits: 8
    description: The memory that stores plaintext
    fields: []
