# Compile of tb_part2.v failed with 1 errors.
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 16:21:00 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Error: (vsim-3043) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(97): Unresolved reference to 'Cout'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
# ** Error: (vsim-3043) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(97): Unresolved reference to 'S'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
# Error loading design
# End time: 16:21:01 on Jan 21,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 16:21:37 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=0000 B=0000 P=00000000
# Time=10 | A=0001 B=0000 P=00000000
# Time=20 | A=0010 B=0000 P=00000000
# Time=30 | A=0011 B=0000 P=00000000
# Time=40 | A=0100 B=0000 P=00000000
# Time=50 | A=0101 B=0000 P=00000000
# Time=60 | A=0110 B=0000 P=00000000
# Time=70 | A=0111 B=0000 P=00000000
# Time=80 | A=1000 B=0000 P=00000000
# Time=90 | A=1001 B=0000 P=00000000
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:22:31 on Jan 21,2025, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -gui work.testbench 
# Start time: 16:22:31 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=0000 B=0000 P=00000000
# Time=10 | A=0001 B=0001 P=00000001
# Time=20 | A=0010 B=0010 P=00000100
# Time=30 | A=0011 B=0011 P=00001001
# Time=40 | A=0100 B=0100 P=000xxx00
# ERROR: A=0100 B=0100 P=000xxx00 (Expected 0000)
# Time=50 | A=0101 B=0101 P=00xxxx01
# ERROR: A=0101 B=0101 P=00xxxx01 (Expected 1001)
# Time=60 | A=0110 B=0110 P=00xxxx00
# ERROR: A=0110 B=0110 P=00xxxx00 (Expected 0100)
# Time=70 | A=0111 B=0111 P=00xxxx01
# ERROR: A=0111 B=0111 P=00xxxx01 (Expected 0001)
# Time=80 | A=1000 B=1000 P=01xxx000
# ERROR: A=1000 B=1000 P=01xxx000 (Expected 0000)
# Time=90 | A=1001 B=1001 P=xxxxx001
# ERROR: A=1001 B=1001 P=xxxxx001 (Expected 0001)
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:25:44 on Jan 21,2025, Elapsed time: 0:03:13
# Errors: 0, Warnings: 1
# vsim -gui work.testbench 
# Start time: 16:25:44 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=0000 B=0000 P=00000000
# Time=10 | A=0000 B=0001 P=00000000
# Time=20 | A=0000 B=0010 P=00000000
# Time=30 | A=0000 B=0011 P=00000000
# Time=40 | A=0000 B=0100 P=000xxx00
# ERROR: A= 0 B= 4 P=  X (Expected  0)
# Time=50 | A=0000 B=0101 P=000xxx00
# ERROR: A= 0 B= 5 P=  X (Expected  0)
# Time=60 | A=0000 B=0110 P=000xxx00
# ERROR: A= 0 B= 6 P=  X (Expected  0)
# Time=70 | A=0000 B=0111 P=000xxx00
# ERROR: A= 0 B= 7 P=  X (Expected  0)
# Time=80 | A=0000 B=1000 P=00xxx000
# ERROR: A= 0 B= 8 P=  X (Expected  0)
# Time=90 | A=0000 B=1001 P=00xxx000
# ERROR: A= 0 B= 9 P=  X (Expected  0)
# Compile of tb_part2.v failed with 2 errors.
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:27:20 on Jan 21,2025, Elapsed time: 0:01:36
# Errors: 0, Warnings: 1
# vsim -gui work.testbench 
# Start time: 16:27:20 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=xxxx B=xxxx P=xxxxxxxx
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:28:05 on Jan 21,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 1
# vsim -gui work.testbench 
# Start time: 16:28:05 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=xxxx B=xxxx P=xxxxxxxx
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:28:44 on Jan 21,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim -gui work.testbench 
# Start time: 16:28:44 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=0000 B=0000 P=00000000
# Time=10 | A=0001 B=0001 P=00000001
# Time=20 | A=0010 B=0010 P=00000100
# Time=30 | A=0011 B=0011 P=00001001
# Time=40 | A=0100 B=0100 P=000xxx00
# ERROR: A= 4 B= 4 P=  X (Expected  0)
# Time=50 | A=0101 B=0101 P=00xxxx01
# ERROR: A= 5 B= 5 P=  X (Expected  9)
# Time=60 | A=0110 B=0110 P=00xxxx00
# ERROR: A= 6 B= 6 P=  X (Expected  4)
# Time=70 | A=0111 B=0111 P=00xxxx01
# ERROR: A= 7 B= 7 P=  X (Expected  1)
# Time=80 | A=1000 B=1000 P=01xxx000
# ERROR: A= 8 B= 8 P=  X (Expected  0)
# Time=90 | A=1001 B=1001 P=xxxxx001
# ERROR: A= 9 B= 9 P=  X (Expected  1)
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:31:33 on Jan 21,2025, Elapsed time: 0:02:49
# Errors: 0, Warnings: 1
# vsim -gui work.testbench 
# Start time: 16:31:33 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=0000 B=0000 P=00xxxx00
# ERROR: A=          0 B=          0 P=  X (Expected           0)
# Time=10 | A=0000 B=0001 P=00xxxx00
# ERROR: A=          0 B=          1 P=  X (Expected           0)
# Time=20 | A=0000 B=0010 P=00xxxx00
# ERROR: A=          0 B=          2 P=  X (Expected           0)
# Time=30 | A=0000 B=0011 P=00xxxx00
# ERROR: A=          0 B=          3 P=  X (Expected           0)
# Time=40 | A=0000 B=0100 P=00xxxx00
# ERROR: A=          0 B=          4 P=  X (Expected           0)
# Time=50 | A=0000 B=0101 P=00xxxx00
# ERROR: A=          0 B=          5 P=  X (Expected           0)
# Time=60 | A=0000 B=0110 P=00xxxx00
# ERROR: A=          0 B=          6 P=  X (Expected           0)
# Time=70 | A=0000 B=0111 P=00xxxx00
# ERROR: A=          0 B=          7 P=  X (Expected           0)
# Time=80 | A=0000 B=1000 P=00xxxx00
# ERROR: A=          0 B=          8 P=  X (Expected           0)
# Time=90 | A=0000 B=1001 P=00xxxx00
# ERROR: A=          0 B=          9 P=  X (Expected           0)
# Compile of tb_part2.v was successful.
vsim -gui work.testbench
# End time: 16:32:59 on Jan 21,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
# vsim -gui work.testbench 
# Start time: 16:32:59 on Jan 21,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.FA
# ** Warning: (vsim-3015) C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(45): [PCDPC] - Port size (1) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MA/FA3 File: C:/Users/jhsu2/OneDrive/Documents/UC Davis/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab2/simulation/part2/tb_part2.v
add wave -position insertpoint  \
sim:/testbench/P
run
# Time=0 | A=0000 B=0000 P=00000000
# Time=10 | A=0001 B=0001 P=00000001
# Time=20 | A=0010 B=0010 P=00000100
# Time=30 | A=0011 B=0011 P=00001001
# Time=40 | A=0100 B=0100 P=000xxx00
# ERROR: A= 4 B= 4 P=  X (Expected  0)
# Time=50 | A=0101 B=0101 P=00xxxx01
# ERROR: A= 5 B= 5 P=  X (Expected  9)
# Time=60 | A=0110 B=0110 P=00xxxx00
# ERROR: A= 6 B= 6 P=  X (Expected  4)
# Time=70 | A=0111 B=0111 P=00xxxx01
# ERROR: A= 7 B= 7 P=  X (Expected  1)
# Time=80 | A=1000 B=1000 P=01xxx000
# ERROR: A= 8 B= 8 P=  X (Expected  0)
# Time=90 | A=1001 B=1001 P=xxxxx001
# ERROR: A= 9 B= 9 P=  X (Expected  1)
# End time: 20:55:30 on Jan 21,2025, Elapsed time: 4:22:31
# Errors: 0, Warnings: 1
