# Test Results

This project is for a Brevia 2 board, with LFXP2-5 FPGA.

No problems synthesizing the project and programming it into the FPGA's internal
flash. It's much easier than with RAM-based FPGAs.

It's clocked at 50 MHz, could be 75 MHz if the PLL is used.
