Vivado Simulator 2018.1
Time resolution is 1 ps
Note: La salida LED es correcta en 70000 ps
Time: 70 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 140000 ps
Time: 140 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 210000 ps
Time: 210 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 280000 ps
Time: 280 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 350000 ps
Time: 350 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 420000 ps
Time: 420 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 490000 ps
Time: 490 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 560000 ps
Time: 560 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 630000 ps
Time: 630 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 700000 ps
Time: 700 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
