INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/new/Filter_WaveGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Filter_WaveGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/rx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/tx_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/UART/UART.srcs/sources_1/imports/rtl/uart_frame_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
