[2025-09-15 18:50:59] START suite=spec trace=603.bwaves_s-2931B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/603.bwaves_s-2931B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2720630 heartbeat IPC: 3.676 cumulative IPC: 3.676 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5431946 heartbeat IPC: 3.688 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 21 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5431946 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5431946 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 12261520 heartbeat IPC: 1.464 cumulative IPC: 1.464 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 19073549 heartbeat IPC: 1.468 cumulative IPC: 1.466 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 25895683 heartbeat IPC: 1.466 cumulative IPC: 1.466 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 32708814 heartbeat IPC: 1.468 cumulative IPC: 1.466 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 39530399 heartbeat IPC: 1.466 cumulative IPC: 1.466 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 46350794 heartbeat IPC: 1.466 cumulative IPC: 1.466 (Simulation time: 00 hr 08 min 37 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 53167884 heartbeat IPC: 1.467 cumulative IPC: 1.466 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 60001502 heartbeat IPC: 1.463 cumulative IPC: 1.466 (Simulation time: 00 hr 11 min 08 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 66815958 heartbeat IPC: 1.467 cumulative IPC: 1.466 (Simulation time: 00 hr 12 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 68195964 cumulative IPC: 1.466 (Simulation time: 00 hr 13 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 68195964 cumulative IPC: 1.466 (Simulation time: 00 hr 13 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.466 instructions: 100000000 cycles: 68195964
CPU 0 Branch Prediction Accuracy: 80.62% MPKI: 1.636 Average ROB Occupancy at Mispredict: 330
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.636
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 28248794
LQ_STALL: 0
SQ_STALL: 4046150


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 473.77094
REPLAY_LOAD: 99.372025
NON_REPLAY_LOAD: 21.809465

== Total ==
ADDR_TRANS: 2529463
REPLAY_LOAD: 667780
NON_REPLAY_LOAD: 25051551

== Counts ==
ADDR_TRANS: 5339
REPLAY_LOAD: 6720
NON_REPLAY_LOAD: 1148655

cpu0->cpu0_STLB TOTAL        ACCESS:     130242 HIT:     108938 MISS:      21304 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     130242 HIT:     108938 MISS:      21304 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 595.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2360003 HIT:     867961 MISS:    1492042 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1032250 HIT:     160177 MISS:     872073 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     638909 HIT:      43524 MISS:     595385 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     646311 HIT:     646298 MISS:         13 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      42533 HIT:      17962 MISS:      24571 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 134.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14251345 HIT:   14251338 MISS:          7 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   14251345 HIT:   14251338 MISS:          7 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 161.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31981499 HIT:   28822658 MISS:    3158841 MSHR_MERGE:    1444064
cpu0->cpu0_L1D LOAD         ACCESS:   14218452 HIT:   12770582 MISS:    1447870 MSHR_MERGE:     415627
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   17720386 HIT:   16051953 MISS:    1668433 MSHR_MERGE:    1028432
cpu0->cpu0_L1D TRANSLATION  ACCESS:      42661 HIT:        123 MISS:      42538 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 129.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10703507 HIT:   10703507 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10703507 HIT:   10703507 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29313957 HIT:   29154114 MISS:     159843 MSHR_MERGE:      29601
cpu0->cpu0_DTLB LOAD         ACCESS:   29313957 HIT:   29154114 MISS:     159843 MSHR_MERGE:      29601
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 102.6 cycles
cpu0->LLC TOTAL        ACCESS:    2087766 HIT:     700026 MISS:    1387740 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     872071 HIT:     104315 MISS:     767756 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     595385 HIT:          0 MISS:     595385 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     595739 HIT:     595710 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      24571 HIT:          1 MISS:      24570 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         75
  ROW_BUFFER_MISS:    1387633
  AVG DBUS CONGESTED CYCLE: 4.908
Channel 0 WQ ROW_BUFFER_HIT:     184981
  ROW_BUFFER_MISS:     410377
  FULL:          0
Channel 0 REFRESHES ISSUED:       5683
[2025-09-15 19:04:31] END   suite=spec trace=603.bwaves_s-2931B (rc=0)
