[verilog]
include_paths = ["cores/*/src/"]

[option]
linter = true
