Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 24 23:25:42 2019
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: g0/clk_out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: g1/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.431        0.000                      0                  110        0.259        0.000                      0                  110        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.431        0.000                      0                  110        0.259        0.000                      0                  110        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.758ns (42.113%)  route 2.416ns (57.887%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.677     8.414    g0/clear
    SLICE_X5Y76          FDRE                                         r  g0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.203    13.981    g0/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  g0/counter_reg[24]/C
                         clock pessimism              0.214    14.195    
                         clock uncertainty           -0.035    14.159    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.314    13.845    g0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.758ns (42.113%)  route 2.416ns (57.887%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.677     8.414    g0/clear
    SLICE_X5Y76          FDRE                                         r  g0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.203    13.981    g0/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  g0/counter_reg[25]/C
                         clock pessimism              0.214    14.195    
                         clock uncertainty           -0.035    14.159    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.314    13.845    g0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.758ns (42.113%)  route 2.416ns (57.887%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.677     8.414    g0/clear
    SLICE_X5Y76          FDRE                                         r  g0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.203    13.981    g0/clk100_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  g0/counter_reg[26]/C
                         clock pessimism              0.214    14.195    
                         clock uncertainty           -0.035    14.159    
    SLICE_X5Y76          FDRE (Setup_fdre_C_R)       -0.314    13.845    g0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.758ns (43.148%)  route 2.316ns (56.852%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.577     8.314    g0/clear
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.202    13.980    g0/clk100_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[20]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.314    13.844    g0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.758ns (43.148%)  route 2.316ns (56.852%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.577     8.314    g0/clear
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.202    13.980    g0/clk100_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[21]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.314    13.844    g0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.758ns (43.148%)  route 2.316ns (56.852%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.577     8.314    g0/clear
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.202    13.980    g0/clk100_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[22]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.314    13.844    g0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.758ns (43.148%)  route 2.316ns (56.852%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.577     8.314    g0/clear
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.202    13.980    g0/clk100_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[23]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X5Y75          FDRE (Setup_fdre_C_R)       -0.314    13.844    g0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.758ns (43.410%)  route 2.292ns (56.590%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.552     8.289    g0/clear
    SLICE_X5Y73          FDRE                                         r  g0/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.203    13.981    g0/clk100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  g0/counter_reg[12]/C
                         clock pessimism              0.232    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.314    13.863    g0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.758ns (43.410%)  route 2.292ns (56.590%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.552     8.289    g0/clear
    SLICE_X5Y73          FDRE                                         r  g0/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.203    13.981    g0/clk100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  g0/counter_reg[13]/C
                         clock pessimism              0.232    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.314    13.863    g0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 g0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.758ns (43.410%)  route 2.292ns (56.590%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.308     4.240    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.341     4.581 r  g0/counter_reg[1]/Q
                         net (fo=2, routed)           0.320     4.900    g0/counter_reg[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.392 r  g0/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.392    g0/counter_reg[0]_i_9__0_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.481 r  g0/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    g0/counter_reg[0]_i_10__0_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.570 r  g0/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     5.570    g0/counter_reg[0]_i_11__0_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.659 r  g0/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     5.659    g0/counter_reg[0]_i_13__0_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.748 r  g0/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.007     5.755    g0/counter_reg[0]_i_12__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  g0/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     5.844    g0/counter_reg[0]_i_14__0_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.003 f  g0/counter_reg[0]_i_15__0/O[0]
                         net (fo=1, routed)           0.684     6.687    g0/p_0_in[25]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.224     6.911 r  g0/counter[0]_i_7__0/O
                         net (fo=2, routed)           0.729     7.640    g0/counter[0]_i_7__0_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     7.737 r  g0/counter[0]_i_1__0/O
                         net (fo=27, routed)          0.552     8.289    g0/clear
    SLICE_X5Y73          FDRE                                         r  g0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.203    13.981    g0/clk100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  g0/counter_reg[14]/C
                         clock pessimism              0.232    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.314    13.863    g0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  5.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  g0/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.770    g0/counter_reg[3]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  g0/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.878    g0/counter_reg[0]_i_2__0_n_4
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     2.028    g0/clk100_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  g0/counter_reg[3]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.105     1.618    g0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    g1/clk100_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  g1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  g1/counter_reg[11]/Q
                         net (fo=2, routed)           0.115     1.741    g1/counter_reg[11]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  g1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    g1/counter_reg[8]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  g1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     2.000    g1/clk100_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  g1/counter_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    g1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    g1/clk100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  g1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  g1/counter_reg[15]/Q
                         net (fo=2, routed)           0.115     1.741    g1/counter_reg[15]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  g1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    g1/counter_reg[12]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  g1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     2.000    g1/clk100_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  g1/counter_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    g1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    g1/clk100_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  g1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  g1/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.741    g1/counter_reg[3]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  g1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.849    g1/counter_reg[0]_i_2_n_4
    SLICE_X51Y93         FDRE                                         r  g1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     2.000    g1/clk100_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  g1/counter_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    g1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.484    g1/clk100_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  g1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  g1/counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.741    g1/counter_reg[7]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  g1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    g1/counter_reg[4]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  g1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.835     2.000    g1/clk100_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  g1/counter_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    g1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    g0/clk100_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  g0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  g0/counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.769    g0/counter_reg[7]
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  g0/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    g0/counter_reg[4]_i_1__0_n_4
    SLICE_X5Y71          FDRE                                         r  g0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.862     2.027    g0/clk100_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  g0/counter_reg[7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105     1.617    g0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.593     1.512    g0/clk100_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  g0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  g0/counter_reg[11]/Q
                         net (fo=2, routed)           0.115     1.769    g0/counter_reg[11]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  g0/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    g0/counter_reg[8]_i_1__0_n_4
    SLICE_X5Y72          FDRE                                         r  g0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     2.026    g0/clk100_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  g0/counter_reg[11]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105     1.617    g0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    g0/clk100_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  g0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  g0/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     1.766    g0/counter_reg[19]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  g0/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    g0/counter_reg[16]_i_1__0_n_4
    SLICE_X5Y74          FDRE                                         r  g0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     2.023    g0/clk100_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  g0/counter_reg[19]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.105     1.614    g0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    g0/clk100_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  g0/counter_reg[23]/Q
                         net (fo=2, routed)           0.115     1.766    g0/counter_reg[23]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  g0/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    g0/counter_reg[20]_i_1__0_n_4
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     2.023    g0/clk100_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  g0/counter_reg[23]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.105     1.614    g0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.566     1.485    g1/clk100_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  g1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  g1/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     1.742    g1/counter_reg[19]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  g1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    g1/counter_reg[16]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  g1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.836     2.001    g1/clk100_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  g1/counter_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    g1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     g0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     g0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     g0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     g0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     g0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     g0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     g0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     g0/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     g0/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     g0/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     g0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     g0/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     g0/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     g0/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     g0/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     g0/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     g0/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     g0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     g0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     g0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     g0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     g0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     g0/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     g0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     g0/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     g0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     g0/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    g1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    g1/counter_reg[10]/C



