$date
	Tue Oct 17 19:35:08 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module imp $end
$var wire 16 ! y [15:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # e $end
$scope module M1 $end
$var wire 4 $ a [3:0] $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 1 ) e $end
$var wire 16 * y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
1)
1(
1'
1&
1%
b0 $
1#
b0 "
b1 !
$end
#1000
b10 !
b10 *
0%
b1 "
b1 $
#2000
b100 !
b100 *
1%
0&
b10 "
b10 $
#3000
b1000 !
b1000 *
0%
b11 "
b11 $
#4000
b10000 !
b10000 *
1%
1&
0'
b100 "
b100 $
#5000
b100000 !
b100000 *
0%
b101 "
b101 $
#6000
b1000000 !
b1000000 *
1%
0&
b110 "
b110 $
#7000
b10000000 !
b10000000 *
0%
b111 "
b111 $
#8000
b100000000 !
b100000000 *
1%
1&
1'
0(
b1000 "
b1000 $
#9000
b1000000000 !
b1000000000 *
0%
b1001 "
b1001 $
#10000
b10000000000 !
b10000000000 *
1%
0&
b1010 "
b1010 $
#11000
b100000000000 !
b100000000000 *
0%
b1011 "
b1011 $
#12000
b1000000000000 !
b1000000000000 *
1%
1&
0'
b1100 "
b1100 $
#13000
b10000000000000 !
b10000000000000 *
0%
b1101 "
b1101 $
#14000
b100000000000000 !
b100000000000000 *
1%
0&
b1110 "
b1110 $
#15000
b1000000000000000 !
b1000000000000000 *
0%
b1111 "
b1111 $
#16000
