
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-M0AE8I1
Date:        Sat Jul 30 00:49:43 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Minimal_SoC_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Warning: File already exists in project: "C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\support.v"
auto_infer_blackbox is not supported in current product.

log file: "C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr"

Running: synthesis in foreground



Running Minimal_SoC_syn|synthesis


Running: compile (Compile) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:43 2022


Running: compile_flow (Compile Process) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:43 2022


Running: compiler (Compile Input) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:43 2022

Copied C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\synwork\Minimal_SoC_comp.srs to C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srs


compiler completed
# Sat Jul 30 00:49:47 2022

Return Code: 0
Run Time:00h:00m:04s


Running: multi_srs_gen (Multi-srs Generator) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:47 2022


multi_srs_gen completed
# Sat Jul 30 00:49:47 2022

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\synwork\Minimal_SoC_mult.srs to C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srs

Complete: Compile Process on Minimal_SoC_syn|synthesis


Running: premap (Pre-mapping) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:47 2022


premap completed with warnings
# Sat Jul 30 00:49:48 2022

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on Minimal_SoC_syn|synthesis


Running: map (Map) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:48 2022

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Minimal_SoC_syn|synthesis
# Sat Jul 30 00:49:48 2022

Copied C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\synwork\Minimal_SoC_m.srm to C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srm


fpga_mapper completed with warnings
# Sat Jul 30 00:50:09 2022

Return Code: 1
Run Time:00h:00m:21s

Complete: Map on Minimal_SoC_syn|synthesis

Complete: Logic Synthesis on Minimal_SoC_syn|synthesis

TCL script complete: "Minimal_SoC_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

