;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SPL @0, 82
	SUB #72, @-201
	CMP -207, <-120
	JMZ -1, @-20
	SUB @0, 33
	SUB @0, 33
	SUB @129, 178
	SUB <0, @2
	DJN 0, 60
	SUB @1, <-1
	DAT <92, <206
	SPL 12, #17
	CMP @412, 17
	DJN -207, @-120
	SPL 300, 90
	SPL 0, <-2
	SPL <127, -106
	MOV 12, 17
	MOV 12, 17
	SLT 921, 60
	SUB #72, @-201
	DJN 0, 60
	DJN <129, 178
	SUB #72, @200
	DAT <92, <206
	ADD 130, 9
	SUB 300, 90
	SUB @10, @2
	MOV -17, <-20
	SLT 721, -2
	SPL 0, <-2
	SUB @0, 33
	SPL 300, 90
	SPL @0, 82
	SPL 300, 90
	SPL 300, 90
	ADD 210, 30
	SPL 0, <-2
	SUB #0, -0
	SPL 300, 90
	CMP -207, <-120
	ADD -100, 8
	ADD -100, 8
	SUB #72, @200
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	SPL @0, 82
