// Seed: 4003658867
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output tri  id_2
);
  integer [{  1  {  -1  +  -1  }  } : -1] id_4;
  logic id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    inout tri id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output logic id_11
);
  wire [-1 : 'b0] id_13;
  assign id_7 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8
  );
  assign id_2 = 1;
  always @(posedge 1'b0) begin : LABEL_0
    id_11 = id_13;
  end
endmodule
