From 99e58cf88b8a40039660fc1261c8e0a5c99ec0e6 Mon Sep 17 00:00:00 2001
From: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Date: Tue, 27 Apr 2021 19:44:05 +0300
Subject: [PATCH 2/2] media: i2c: soc_camera: ar0233: fix fps for 27Mhz

This fixes FPS=30 for 27MHz ref clk

Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
---
 drivers/media/i2c/soc_camera/ar0233_rev2.h | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/media/i2c/soc_camera/ar0233_rev2.h b/drivers/media/i2c/soc_camera/ar0233_rev2.h
index cd441f1..1df367c 100644
--- a/drivers/media/i2c/soc_camera/ar0233_rev2.h
+++ b/drivers/media/i2c/soc_camera/ar0233_rev2.h
@@ -3508,8 +3508,8 @@ static const struct ar0xxx_reg ar0233_rev2_pll_23_102_4lane_12b[] = {
 
 static const struct ar0xxx_reg ar0233_rev2_pll_27_102_4lane_12b[] = {
 // serial_data_rate was *2 in REV1. but not in REV2
-/* PCLK=27Mhz/0x3 *0x44/1/6= 102Mhz - TI serializers */
-{0x3030, 0x44}, //PLL_MULTIPLIER
+/* PCLK=27Mhz/0x3 *0x46/1/6= 105Mhz - TI serializers */
+{0x3030, 0x46}, //PLL_MULTIPLIER
 {0x302E, 0x3}, //PRE_PLL_CLK_DIV
 {0x302C, 0x701}, //P1 divider (vt_sys_clk_div)
 {0x302A, 0x6}, //P2 divider (vt_pix_clk_div)
-- 
2.7.4

