<!doctype html><html lang=zh-CN dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="概要"><title>龙芯实验攻略</title>
<link rel=canonical href=https://loongson-neuq.pages.dev/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/><link rel=stylesheet href=/scss/style.min.663803bebe609202d5b39d848f2d7c2dc8b598a2d879efa079fa88893d29c49c.css><meta property='og:title' content="龙芯实验攻略"><meta property='og:description' content="概要"><meta property='og:url' content='https://loongson-neuq.pages.dev/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/'><meta property='og:site_name' content='NEUQ 龙芯实验室博客'><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='Verilog'><meta property='article:tag' content='Vivado'><meta property='article:published_time' content='2025-01-19T00:00:00+00:00'><meta property='article:modified_time' content='2025-02-14T00:00:00+00:00'><meta name=twitter:title content="龙芯实验攻略"><meta name=twitter:description content="概要"><link rel="shortcut icon" href=/favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label=切换菜单>
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/avatar_hu27a039529b0e16f185ca51fbed76013f_26164_300x0_resize_box_3.png width=300 height=300 class=site-logo loading=lazy alt=Avatar></a></figure><div class=site-meta><h1 class=site-name><a href=/>NEUQ 龙芯实验室博客</a></h1><h2 class=site-description></h2></div></header><ol class=menu-social><li><a href=https://github.com/Loongson-neuq/blog target=_blank title=GitHub rel=me><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/archives/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/intro/><span>龙芯班介绍及招新宣传</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>暗色模式</span></li></ol></li></ol></aside><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">目录</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#exp620条指令单周期cpu>exp6：20条指令单周期CPU</a><ol><li><a href=#数据通路>数据通路</a></li><li><a href=#调试tips>调试Tips</a></li></ol></li><li><a href=#exp7不考虑相关冲突处理的简单流水线cpu>exp7：不考虑相关冲突处理的简单流水线CPU</a><ol><li><a href=#流水线的作用>流水线的作用</a></li><li><a href=#修改步骤>修改步骤</a><ol><li><a href=#划分流水级>划分流水级</a></li><li><a href=#插入流水线寄存器>插入流水线寄存器</a></li></ol></li><li><a href=#调试tips-1>调试Tips</a></li></ol></li><li><a href=#exp8阻塞技术解决相关引发的冲突>exp8：阻塞技术解决相关引发的冲突</a><ol><li><a href=#流水线冲突>流水线冲突</a><ol><li><a href=#数据冲突>数据冲突</a></li><li><a href=#控制冲突>控制冲突</a></li><li><a href=#结构冲突>结构冲突</a></li></ol></li><li><a href=#流水线冲突的解决>流水线冲突的解决</a><ol><li><a href=#阻塞>阻塞</a></li><li><a href=#旁路>旁路</a></li></ol></li><li><a href=#修改方式>修改方式</a><ol><li><a href=#控制单元>控制单元</a></li><li><a href=#握手机制>握手机制</a></li></ol></li><li><a href=#调试tips-2>调试Tips</a></li></ol></li><li><a href=#exp9前递技术解决相关引发的冲突>exp9：前递技术解决相关引发的冲突</a><ol><li><a href=#前递技术>前递技术</a></li><li><a href=#数据通路-1>数据通路</a></li><li><a href=#调试tips-3>调试Tips</a></li></ol></li><li><a href=#exp10算术逻辑运算指令和乘除法运算指令添加>exp10：算术逻辑运算指令和乘除法运算指令添加</a><ol><li><a href=#算术逻辑运算类指令>算术逻辑运算类指令</a></li><li><a href=#乘除运算类指令>乘除运算类指令</a><ol><li><a href=#使用vivado-ip核实现>使用Vivado IP核实现</a></li><li><a href=#自行设计电路实现>自行设计电路实现</a></li></ol></li></ol></li><li><a href=#exp11转移指令和访存指令添加>exp11：转移指令和访存指令添加</a><ol><li><a href=#转移指令>转移指令</a></li><li><a href=#访存指令>访存指令</a><ol><li><a href=#地址对齐>地址对齐</a></li><li><a href=#字节写使能>字节写使能</a></li></ol></li><li><a href=#调试tips-4>调试Tips</a></li></ol></li><li><a href=#exp12添加系统调用异常支持>exp12：添加系统调用异常支持</a><ol><li><a href=#特权指令>特权指令</a></li><li><a href=#控制状态寄存器csr寄存器>控制状态寄存器（CSR寄存器）</a></li><li><a href=#异常和中断>异常和中断</a><ol><li><a href=#预备阶段>预备阶段</a></li><li><a href=#响应准备阶段>响应准备阶段</a></li><li><a href=#响应阶段>响应阶段</a></li><li><a href=#结束阶段>结束阶段</a></li><li><a href=#精确异常>精确异常</a></li></ol></li><li><a href=#调试tips-5>调试Tips</a></li></ol></li><li><a href=#exp13添加其它异常支持>exp13：添加其它异常支持</a><ol><li><a href=#中断>中断</a></li><li><a href=#定时器与定时器中断>定时器与定时器中断</a></li><li><a href=#计时器>计时器</a></li><li><a href=#调试tips-6>调试Tips</a></li></ol></li><li><a href=#exp14添加类sram总线支持>exp14：添加类SRAM总线支持</a><ol><li><a href=#总线>总线</a></li><li><a href=#类sram接口>类SRAM接口</a><ol><li><a href=#size><code>size</code></a></li><li><a href=#addr_ok><code>addr_ok</code></a></li><li><a href=#data_ok><code>data_ok</code></a></li><li><a href=#读写时序>读写时序</a></li></ol></li><li><a href=#调试tips-7>调试Tips</a></li></ol></li><li><a href=#exp1516添加axi总线支持完成axi随机延迟验证>exp15、16：添加AXI总线支持、完成AXI随机延迟验证</a><ol><li><a href=#axi接口>AXI接口</a></li><li><a href=#调试tips-8>调试Tips</a></li></ol></li><li><a href=#附录>附录</a><ol><li><a href=#多路复选器>多路复选器</a><ol><li><a href=#二选一>二选一</a></li><li><a href=#四选一>四选一</a></li></ol></li><li><a href=#加法器>加法器</a><ol><li><a href=#半加器>半加器</a></li><li><a href=#全加器>全加器</a></li><li><a href=#多位加法器>多位加法器</a></li></ol></li><li><a href=#乘法器>乘法器</a><ol><li><a href=#补码移位乘法器>补码移位乘法器</a></li><li><a href=#华莱士树>华莱士树</a></li><li><a href=#booth乘法器>booth乘法器</a></li></ol></li><li><a href=#除法器>除法器</a><ol><li><a href=#循环相减法>循环相减法</a></li><li><a href=#慢速算法迭代>慢速算法（迭代）</a></li><li><a href=#恢复余数法>恢复余数法</a></li><li><a href=#非恢复余数法>非恢复余数法</a></li></ol></li><li><a href=#类sram-axi转接桥>类SRAM-AXI转接桥</a></li></ol></li></ol></nav></div></section></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><header class=article-category><a href=/categories/cpu/>CPU
</a><a href=/categories/tutorial/>Tutorial</a></header><div class=article-title-wrapper><h2 class=article-title><a href=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/>龙芯实验攻略</a></h2><h3 class=article-subtitle>概要</h3></div><footer class=article-time><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Jan 19, 2025</time></div><div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>阅读时长: 35 分钟</time></div></footer></div></header><section class=article-content><blockquote><p><a class=link href=https://bookdown.org/loongson/_book3/ target=_blank rel=noopener>实验手册</a></p><p><a class=link href=https://gitee.com/loongson-edu/cdp_ede_local target=_blank rel=noopener>实验代码仓库</a></p></blockquote><h2 id=exp620条指令单周期cpu>exp6：20条指令单周期CPU</h2><p>目标：</p><ul><li><input checked disabled type=checkbox> <a class=link href=https://library.vincent-ice.me/posts/%E5%8A%9F%E8%83%BD%E6%B5%8B%E8%AF%95/ target=_blank rel=noopener>学习使用龙芯提供的基于trace比对的调试框架</a></li><li><input disabled type=checkbox> 学习龙芯提供的单周期CPU的<strong>数据通路</strong></li><li><input checked disabled type=checkbox> <a class=link href=https://library.vincent-ice.me/posts/%E8%B0%83%E8%AF%95%E6%8A%80%E5%B7%A7/ target=_blank rel=noopener>学习基本仿真调试思路</a></li><li><input disabled type=checkbox> 学习使用trace比对的CPU系统调试</li></ul><h3 id=数据通路>数据通路</h3><p>数据通路是芯片上最重要的“路”之一，介于初学时对CPU的数据通路不够了解，自己动手拼搭模块会无从下手，我们建议学习现有的CPU的数据通路，这里我们采用龙芯实验代码仓库中提供的<a class=link href=https://gitee.com/loongson-edu/cdp_ede_local/tree/master/mycpu_env/myCPU target=_blank rel=noopener>单周期CPU</a>（存在错误需要调试）。</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath.png width=1024 height=443 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath_hu96000dc7cc64683fddab428c239ee9b0_106858_480x0_resize_box_3.png 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath_hu96000dc7cc64683fddab428c239ee9b0_106858_1024x0_resize_box_3.png 1024w" loading=lazy class=gallery-image data-flex-grow=231 data-flex-basis=554px></p><p>简单的数据通路结构图，请自己理解给出的单周期CPU的结构、不同部件之间如何协同工作、各个控制信号如何控制数据的流动。</p><p>CPU的debug实际上就是在观察数据通路上各处流动的数据是不是我们想要的数据，然后修改控制信号的逻辑或者数据通路本身以获得预期结果。</p><h3 id=调试tips>调试Tips</h3><ol><li>善用反汇编文件（<code>func/obj/test.s</code>）查询某个PC对应的指令</li><li>当CPU的第一条指令都没有成功运行，而你一点思路都没有的话，不妨试着在数据通路图上模拟运行一遍第一条指令</li><li>运行过程中的Error一般出在之前成功运行的指令都没有用的部分</li></ol><h2 id=exp7不考虑相关冲突处理的简单流水线cpu>exp7：不考虑相关冲突处理的简单流水线CPU</h2><p>目标：</p><ul><li><input checked disabled type=checkbox> 学习流水线的基本概念（课上讲义、百度、<a class=link href=https://foxsen.github.io/archbase/%E6%8C%87%E4%BB%A4%E6%B5%81%E6%B0%B4%E7%BA%BF.html#sec-pipeline-cpu target=_blank rel=noopener>计算机体系结构基础</a>）</li><li><input checked disabled type=checkbox> 多周期CPU的概念</li><li><input disabled type=checkbox> 修改单周期CPU，使其流水线化</li></ul><h3 id=流水线的作用>流水线的作用</h3><p>随着CPU电路中组合逻辑部分越来越复杂，其延迟也必然增大，整个电路的频率就会变低。</p><p>在单周期CPU中，每个时钟周期必须完成取指、译码、读寄存器、执行、访存等很多组合逻辑工作，为了保证在下一个时钟上升沿到来之前准备好寄存器堆的写数据，需要将每个时钟周期的间隔拉长，导致处理器的主频无法提高，使用流水线技术可以提高处理器的主频。</p><blockquote><p>在这里我将跳过流水线的基本概念，直接分析经典的五级静态单发射流水线CPU。</p></blockquote><h3 id=修改步骤>修改步骤</h3><h4 id=划分流水级>划分流水级</h4><p>按照经典五级流水线，我们将单周期CPU的处理流程划分为五个阶段：</p><ul><li><strong>IF（取指）</strong>：从指令存储器读取指令。</li><li><strong>ID（译码）</strong>：解析指令，读取寄存器堆数据。</li><li><strong>EX（执行）</strong>：执行算术/逻辑运算或计算地址。</li><li><strong>MEM（访存）</strong>：访问数据存储器（如加载/存储指令）。</li><li><strong>WB（写回）</strong>：将结果写回寄存器堆。</li></ul><h4 id=插入流水线寄存器>插入流水线寄存器</h4><p>在流水线中，每一级都可能处理着不同的指令，这时我们就需要一些存储当前级指令信息的级间寄存器，这些级间寄存器储存着指令相关的数据和控制信息以供当前级处理使用。</p><p><a name=数据通路流水线></a>以下是流水线化后的CPU数据通路示意图：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath-%E7%AE%80%E5%8D%95%E6%B5%81%E6%B0%B4%E7%BA%BF.png width=1299 height=507 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath-%E7%AE%80%E5%8D%95%E6%B5%81%E6%B0%B4%E7%BA%BF_huc900496a16e8ff47f7506fc23b58fe3c_307729_480x0_resize_box_3.png 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath-%E7%AE%80%E5%8D%95%E6%B5%81%E6%B0%B4%E7%BA%BF_huc900496a16e8ff47f7506fc23b58fe3c_307729_1024x0_resize_box_3.png 1024w" loading=lazy alt=datapath-简单流水线 class=gallery-image data-flex-grow=256 data-flex-basis=614px></p><h3 id=调试tips-1>调试Tips</h3><ol><li>调整CPU顶层接口，增加指令RAM的片选信号 <code>inst_sram_en</code> 和数据RAM的片选信号 <code>data_sram_en</code></li><li>调整CPU顶层接口，将<code>inst_sram_we</code> 和 <code>data_sram_we</code> 都从1比特的写使能调整为4比特的字节写使能</li><li>在流水线CPU中，调试定错可以基于级间寄存器的内容判断</li><li>各级流水线中命名需要有命名逻辑，很容易找不到</li></ol><h2 id=exp8阻塞技术解决相关引发的冲突>exp8：阻塞技术解决相关引发的冲突</h2><p>目标：</p><ul><li><input checked disabled type=checkbox> 流水线CPU的运行过程</li><li><input disabled type=checkbox> 流水线冲突以及如何处理流水线冲突（阻塞方法）</li></ul><h3 id=流水线冲突>流水线冲突</h3><p><strong>流水线冲突（Hazard）</strong> 是指由于指令在流水线中并行执行时产生的依赖关系或资源竞争，导致后续指令无法正常执行的现象。主要分为三类：数据相关、控制相关和结构相关。</p><h4 id=数据冲突>数据冲突</h4><p>数据相关根据冲突访问读和写的次序可以分为3种。</p><ol><li>写后读（Read After Write,简称RAW）相关，即后面指令要用到前面指令所写的数据，也称为真相关。</li><li>写后写（Write After Write,简称WAW）相关，即两条指令写同一个单元，也称为输出相关。</li><li>读后写（Write After Read,简称WAR）相关，即后面的指令覆盖前面指令所读的单元，也称为反相关。</li></ol><blockquote><p>在静态五级流水线CPU中，仅会出现RAW相关流水线冲突，WAW和WAR在乱序流水线中需要考虑。</p></blockquote><p>对于以下两条指令：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl><span class=nf>add.w</span> <span class=no>$r2</span><span class=p>,</span> <span class=no>$r1</span><span class=p>,</span> <span class=no>$r1</span>
</span></span><span class=line><span class=cl><span class=nf>add.w</span> <span class=no>$r3</span><span class=p>,</span> <span class=no>$r2</span><span class=p>,</span> <span class=no>$r2</span>
</span></span></code></pre></td></tr></table></div></div><p>第2条指令的源寄存器<code>r2</code>为第1条指令的目的寄存器，即存在RAW相关。其时空图如下：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E5%8E%9F%E5%A7%8B.webp width=931 height=241 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E5%8E%9F%E5%A7%8B_hu08ed403e89601f8454fd04da881a32ba_7312_480x0_resize_q75_h2_box_2.webp 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E5%8E%9F%E5%A7%8B_hu08ed403e89601f8454fd04da881a32ba_7312_1024x0_resize_q75_h2_box_2.webp 1024w" loading=lazy class=gallery-image data-flex-grow=386 data-flex-basis=927px></p><p>我们注意到在第3个时钟周期时，第2条指令读取<code>r2</code>寄存器的值，但此时第1条指令未执行写回，也就是说读取到<code>r2</code>寄存器的值并非是最新的、正确的值，第2条指令的运行数据必然是错误的。</p><p>为了保证执行的正确，一种最直接的解决方式是让第2条指令在译码阶段<strong>等待（阻塞）3拍</strong>，直到第1条指令将结果写入寄存器后才能读取寄存器，进入后续的执行阶段。这时时空图如下：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E9%98%BB%E5%A1%9E.webp width=1021 height=241 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E9%98%BB%E5%A1%9E_hu1eff70aeac03fe3a7cbcf17fea7edf87_9158_480x0_resize_q75_h2_box_2.webp 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E9%98%BB%E5%A1%9E_hu1eff70aeac03fe3a7cbcf17fea7edf87_9158_1024x0_resize_q75_h2_box_2.webp 1024w" loading=lazy class=gallery-image data-flex-grow=423 data-flex-basis=1016px></p><h4 id=控制冲突>控制冲突</h4><p>控制冲突主要是由于分支/跳转指令导致后续指令的取指目标不确定。</p><p>对于以下的指令序列：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl><span class=nf>jirl</span>  <span class=no>$r0</span><span class=p>,</span> <span class=no>$r1</span><span class=p>,</span> <span class=mi>0</span>
</span></span><span class=line><span class=cl><span class=nf>add.w</span> <span class=no>$r2</span><span class=p>,</span> <span class=no>$r1</span><span class=p>,</span> <span class=no>$r1</span>
</span></span><span class=line><span class=cl><span class=nf>add.w</span> <span class=no>$r7</span><span class=p>,</span> <span class=no>$r8</span><span class=p>,</span> <span class=no>$r9</span>
</span></span></code></pre></td></tr></table></div></div><p>其时空图如下：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E6%97%B6%E7%A9%BA%E5%9B%BE-%E6%8E%A7%E5%88%B6.webp width=838 height=287 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E6%97%B6%E7%A9%BA%E5%9B%BE-%E6%8E%A7%E5%88%B6_hub11051a98a84252ca870657974d84de1_12098_480x0_resize_q75_h2_box_2.webp 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E6%97%B6%E7%A9%BA%E5%9B%BE-%E6%8E%A7%E5%88%B6_hub11051a98a84252ca870657974d84de1_12098_1024x0_resize_q75_h2_box_2.webp 1024w" loading=lazy class=gallery-image data-flex-grow=291 data-flex-basis=700px></p><p>我们注意到在第3周期<code>jirl</code>指令被执行的时候，两条<code>add.w</code>指令已经进入流水线，而这两条指令是不需要被执行的，这就引发了控制冲突。</p><p>为了解决这个问题，可以通过在取指阶段引入2拍的流水线阻塞来解决，此时时空图如下：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E6%97%B6%E7%A9%BA%E5%9B%BE-%E6%8E%A7%E5%88%B6%E9%98%BB%E5%A1%9E.webp width=1011 height=287 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E6%97%B6%E7%A9%BA%E5%9B%BE-%E6%8E%A7%E5%88%B6%E9%98%BB%E5%A1%9E_hu6d514a7baa4cf5e89fface0e5993f529_11678_480x0_resize_q75_h2_box_2.webp 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E6%97%B6%E7%A9%BA%E5%9B%BE-%E6%8E%A7%E5%88%B6%E9%98%BB%E5%A1%9E_hu6d514a7baa4cf5e89fface0e5993f529_11678_1024x0_resize_q75_h2_box_2.webp 1024w" loading=lazy class=gallery-image data-flex-grow=352 data-flex-basis=845px></p><p>在单发射5级静态流水线中，如果增加专用的运算资源<strong>将转移指令条件判断和计算下一条指令PC的处理调整到译码阶段</strong>，那么转移指令后面的指令只需要在取指阶段等1拍。</p><blockquote><p>在前文中的<a href=#数据通路流水线>数据通路图</a>中，我其实已经将跳转处理调整到译码阶段了。</p></blockquote><p>为更进一步减少由控制相关引起的阻塞，可以采用转移指令的<strong>延迟槽</strong>技术，在定义指令系统的时候就明确转移指令延迟槽指令的执行不依赖于转移指令的结果（如MIPS），这样转移指令后面的指令在取指阶段1拍也不用等。</p><p>另外一种思路是<strong>分支预测</strong>，通过合理的方式对跳转目标PC的预测以消除等待计算的时间，具体可参考《超标量处理器设计》一书中分支预测<a class=link href=https://www.cnblogs.com/lyc-seu/p/16995926.html target=_blank rel=noopener>相关部分</a>。</p><h4 id=结构冲突>结构冲突</h4><p>结构相关引起冲突的原因是两条指令要同时访问流水线中的同一个功能部件。</p><p>回顾前文中使用阻塞处理冲突时，被阻塞的指令之后的指令也由于执行部件被占用而无法在流水线中执行，一起被堵在后面。</p><p>再回顾前文中数据通路，我们发现有指令、数据两个存储器（哈佛架构），这其实也是为了解决取指和访存同时读取存储器的结构冲突。</p><h3 id=流水线冲突的解决>流水线冲突的解决</h3><p>流水线冲突的解决方式主要分为两种：<strong>阻塞</strong>和<strong>旁路</strong>。</p><h4 id=阻塞>阻塞</h4><p>在前文讲解流水线冲突的过程中，我们均采用的是阻塞方法，即一个字：等！等到该准备的都准备好了再执行。其优点是控制逻辑简单，无需添加很多电路单元；当然其缺点也很明显，CPU大部分时间都在摸鱼了，造成了很大的性能浪费。</p><h4 id=旁路>旁路</h4><p>旁路技术主要原理是添加一些专用计算模块，以降低甚至消除阻塞时间，体现了芯片设计中的<strong>以空间换时间</strong>的思路。</p><p>例如前文中将分支跳转的执行从执行级调整到译码级，并增加专用的分支跳转模块。</p><h3 id=修改方式>修改方式</h3><p>将流水线中添加阻塞控制的思路在这里提供两种：</p><h4 id=控制单元>控制单元</h4><p>添加一个流水线运行控制单元，其负责处理各级流水线发出的阻塞请求，并给各流水级发出阻塞信号，阻塞信号作为级间寄存器的使能信号即可。</p><h4 id=握手机制>握手机制</h4><p>握手机制需要在各级流水线中添加握手信号，当两方握上手后使能级间寄存器。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=p>(</span><span class=n>for_valid</span> <span class=o>&amp;&amp;</span> <span class=n>next_allowin</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=n>buffer</span> <span class=o>&lt;=</span> <span class=n>for_input</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><ul><li><code>for_valid</code>为前级有效信号</li><li><code>next_allowin</code>为后级允许进入信号</li><li><code>buffer</code>为级间寄存器</li><li><code>for_input</code>为前级输入数据</li></ul><blockquote><p>注意如果使用后级允许进入信号生成本级允许信号的话，可能会使关键路径贯穿整个流水线，在流水线深度较深的情况下需要注意。</p></blockquote><h3 id=调试tips-2>调试Tips</h3><ol><li>在已有部件正确的情况下，只需要判断新加入的部件是否正常运行</li><li>优先关注控制信号是否正确</li><li>如果需要可以先进行单独部件的仿真测试</li></ol><h2 id=exp9前递技术解决相关引发的冲突>exp9：前递技术解决相关引发的冲突</h2><p>目标：</p><ul><li><input checked disabled type=checkbox> 流水线冲突的概念及阻塞处理实现</li><li><input disabled type=checkbox> 使用前递技术处理数据冲突</li></ul><h3 id=前递技术>前递技术</h3><p>让我们重新观察使用阻塞方式处理数据冲突的时空图：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E5%8E%9F%E5%A7%8B.webp width=931 height=241 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E5%8E%9F%E5%A7%8B_hu08ed403e89601f8454fd04da881a32ba_7312_480x0_resize_q75_h2_box_2.webp 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/RAW%E5%8E%9F%E5%A7%8B_hu08ed403e89601f8454fd04da881a32ba_7312_1024x0_resize_q75_h2_box_2.webp 1024w" loading=lazy class=gallery-image data-flex-grow=386 data-flex-basis=927px></p><p>对于<code>add.w</code>指令，在流水线的执行级已经将结果计算出，如果我们可以提前将结果发送给译码级处，就不用阻塞流水线等待了，这就是流水线前递（Forwarding）技术。同样，我们也要添加访存级、写回级的数据前递回译码级的数据通路。</p><h3 id=数据通路-1>数据通路</h3><p>以下是添加了前递通路的数据通路参考：</p><p><a name=前推流水线></a><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath-%E5%89%8D%E9%80%92.png width=1491 height=507 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath-%E5%89%8D%E9%80%92_hu96bc9da7293e7fdcd6e09addfa9c78bb_327642_480x0_resize_box_3.png 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/datapath-%E5%89%8D%E9%80%92_hu96bc9da7293e7fdcd6e09addfa9c78bb_327642_1024x0_resize_box_3.png 1024w" loading=lazy class=gallery-image data-flex-grow=294 data-flex-basis=705px></p><h3 id=调试tips-3>调试Tips</h3><ol><li>同样的我们几乎只需要关注前推处理的逻辑</li><li>注意<code>ld.w</code>等访存指令需要在访存级结束才能有正确数据</li></ol><h2 id=exp10算术逻辑运算指令和乘除法运算指令添加>exp10：算术逻辑运算指令和乘除法运算指令添加</h2><p>目标：</p><ul><li><input checked disabled type=checkbox> 熟悉CPU的<a href=#前推流水线>数据通路</a></li><li><input disabled type=checkbox> 学习如何控制数据流动</li><li><input disabled type=checkbox> 学习如何添加指令</li><li><input checked disabled type=checkbox> 学习如何使用IP核（基本方法参考<a class=link href=https://bookdown.org/loongson/_book3/appendix-vivado-advanced-usage.html#sec-vivado-generate-ram-ip target=_blank rel=noopener>RAM IP核定制</a>，具体IP核请自行搜索）</li><li><input disabled type=checkbox> 拓展：学习<a class=link href=#%e4%b9%98%e6%b3%95%e5%99%a8>乘法器</a>、<a class=link href=#%e9%99%a4%e6%b3%95%e5%99%a8>除法器</a>原理</li></ul><h3 id=算术逻辑运算类指令>算术逻辑运算类指令</h3><p>需要添加的指令有<code>slti</code>、<code>sltui</code>、<code>andi</code>、<code>ori</code>、<code>xori</code>、<code>sll.w</code>、<code>srl.w</code>、<code>sra.w</code>、<code>pcaddu12i</code>，指令具体信息可参考我的<a class=link href=https://library.vincent-ice.me/posts/loongarch32r%E6%8C%87%E4%BB%A4%E9%9B%86/ target=_blank rel=noopener>LoongArch32r指令表</a>。</p><p><strong>首先，我们来观察需要添加的指令有什么特点、和我们已有的指令有什么联系吗？</strong></p><ul><li><code>slti</code>、<code>sltui</code>等与已添加的指令<code>slt</code>、<code>sltu</code>等仅在源操作数2从寄存器还是立即数中取值有区别，所以我们可以几乎<strong>复用</strong><code>slt</code>、<code>sltu等</code>指令的数据通路，仅需在源操作数2的仲裁信号<code>src2_is_imm</code>处修改即可</li><li><code>sll.w</code>、<code>srl.w</code>等与已添加的指令<code>slli.w</code>、<code>srli.w</code>等仅在源操作数2从寄存器还是立即数中取值有区别，所以我们也可以<strong>复用</strong></li><li><code>pcaddu12i</code>指令实际上等同<code>addi.w</code>的运算过程，只不过源操作数1为该指令的PC值，源操作数2的立即数处理为在最低位后接12bit零，所以我们只需增加一些仲裁和处理逻辑即可</li></ul><blockquote><p>你可能会在添加<code>pcaddu12i</code>的时候注意到，源操作数1的仲裁信号（<code>src1_is_pc</code>）和源操作数2的立即数处理和仲裁信号（<code>need_si20</code>、<code>src2_is_imm</code>）已经存在了，不需要额外添加。如果你傻乎乎的又新加了两块逻辑，那么你应该重新复习一下完整的数据通路了。</p><p>当我们需要新添加一些东西的时候，首先需要考虑一下能否<strong>复用</strong>已有的，或者进行一些小小的修改，而非直接开堆。冗杂的堆砌不仅是对资源的浪费，对代码可读性也是一种灾难。</p></blockquote><p>经过这一通分析，我想完成这9条指令对你来说是易如反掌了吧(　‘◟ ‘)✧</p><p>你可以现在开始仿真debug，当pass了29个点的时候这些指令就没问题了，也可以接着添加最后一起仿真debug。</p><h3 id=乘除运算类指令>乘除运算类指令</h3><p>需要添加的指令有<code>mul.w</code>、<code>mulh.w</code>、<code>mulh.wu</code>、<code>div.w</code>、<code>mod.w</code>、<code>div.wu</code>、<code>mod.wu</code>，指令具体信息可参考我的<a class=link href=https://library.vincent-ice.me/posts/loongarch32r%E6%8C%87%E4%BB%A4%E9%9B%86/ target=_blank rel=noopener>LoongArch32r指令表</a>。</p><p><strong>首先，我们还是分析一下这些指令</strong></p><ul><li>没有乘除法运算单元，肯定要添加乘除法器 <del>（或者你也可以试试用加减法来算）</del></li><li>数据流动与<code>add.w</code>等 3R-type 指令相同，仅运算方式不一样（指令编码格式相同的指令的数据流动几乎相同）</li><li>指令间的区别为有/无符号运算、如何选取结果输出</li></ul><p>这样来说，我们只需要新加一个乘除法运算单元，其它部分依照<code>add.w</code>复用即可。</p><h4 id=使用vivado-ip核实现>使用Vivado IP核实现</h4><h5 id=乘法>乘法</h5><p>最简单的方式为：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>src1</span><span class=p>,</span> <span class=n>src2</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>63</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>unsigned_prod</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>63</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>signed_prod</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>unsigned_prod</span> <span class=o>=</span> <span class=n>src1</span> <span class=o>*</span> <span class=n>src2</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>signed_prod</span> <span class=o>=</span> <span class=n>$signed</span><span class=p>(</span><span class=n>src1</span><span class=p>)</span> <span class=o>*</span> <span class=n>$signed</span><span class=p>(</span><span class=n>src2</span><span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div><p>Vivado中的综合工具遇到上面代码中的“＊’’运算符时，会自动调用片上的DSP48（内含固化的16位乘法器电路）实现，最终实现的电路的时序通常不错，也几乎不消耗LUT资源，推荐大家使用。</p><p>也可以使用IP核<code>Multiplier</code>实现。</p><h5 id=除法>除法</h5><p>使用<code>Divider Generator</code>IP核实现。</p><h6 id=如何创建><strong>如何创建</strong></h6><p>首先找到<code>Divider Generator</code>IP核：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E9%99%A4%E6%B3%95%E5%99%A8IP0.jpg width=1920 height=1020 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E9%99%A4%E6%B3%95%E5%99%A8IP0_hu652695300c9e1a86c86323424f9acf64_199576_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E9%99%A4%E6%B3%95%E5%99%A8IP0_hu652695300c9e1a86c86323424f9acf64_199576_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=188 data-flex-basis=451px></p><p>开始定制<code>Divider Generator</code>IP核：</p><div align=center><img src=assets/除法器IP1.jpg alt=除法器IP1 width=48%>
<img src=assets/除法器IP2.jpg alt=除法器IP2 width=48%></div><p>开始建立IP核：</p><img src=assets/除法器IP3.jpg style=zoom:50%><p>实例化IP核：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E9%99%A4%E6%B3%95%E5%99%A8IP4.jpg width=1613 height=521 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E9%99%A4%E6%B3%95%E5%99%A8IP4_hu0329b89948ac1ebd41199e1705e536a1_117228_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E9%99%A4%E6%B3%95%E5%99%A8IP4_hu0329b89948ac1ebd41199e1705e536a1_117228_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=309 data-flex-basis=743px></p><h6 id=如何使用><strong>如何使用</strong></h6><p>目前Vivado中提供的除法器IP一定是AXI接口的，所以接下来我们对模块顶层信号及其工作方式进行基本介绍。</p><p>在定制IP核的界面中（可通过双击IP核的资源名称重新打开定制界面），左侧有接口信号图</p><img src=assets/除法器IP5.jpg style=zoom:50%><p>总体上我们会看到时钟信号、被除数、除数通道以及输出（商和余数）通道。</p><p>对于被除数、除数通道，其有相同的信号组成</p><ul><li><code>tdata</code>信号为被除数、除数数据输入信号</li><li><code>tready</code>、<code>tvalid</code>为一对握手信号。<code>tvalid</code>是请求信号，<code>tready</code>是应答信号，在时钟上升沿到来时，如果<code>tvalid</code>和<code>tready</code>都等于1则视为成功的握手，发送方的数据写入接收方的缓存中</li></ul><blockquote><p>需要注意的是在握手成功后，<strong>一定要把<code>tvalid</code>清0，如果再次握手成功的话将会被视为一个新的除法运算。</strong></p></blockquote><p>对于输出（商和余数）通道</p><ul><li><code>tdata</code>信号为商和余数数据输出信号，其中 [63:32] 位存放的是商，第 [31:0] 位存放的是余数</li><li><code>tvalid</code>信号为输出有效信号，高电平表示除法计算完成，<code>tdata</code>线上为计算结果</li></ul><h4 id=自行设计电路实现>自行设计电路实现</h4><p>可参考附录中的<a class=link href=#%e4%b9%98%e6%b3%95%e5%99%a8>乘法器</a>、<a class=link href=#%e9%99%a4%e6%b3%95%e5%99%a8>除法器</a>部分以及其它网络资源。</p><blockquote><p>注意到IP核中无论是乘法还是除法都只能固定计算有/无符号数，这样需要实例化两个运算单元分别进行运算，这样看起来非常浪费资源。我们可以采取一些措施将符号单独计算，全部转化为无符号数处理；也可以将32位的运算全部转化为33位有符号运算，只要根据有/无符号在第33位补充符号位/0即可。</p></blockquote><h2 id=exp11转移指令和访存指令添加>exp11：转移指令和访存指令添加</h2><p>目标：</p><ul><li><input checked disabled type=checkbox> 熟悉CPU的<a href=#前推流水线>数据通路</a></li><li><input disabled type=checkbox> 练习如何修改数据流动</li><li><input disabled type=checkbox> 练习如何添加指令</li><li><input disabled type=checkbox> 了解“地址对齐”</li></ul><h3 id=转移指令>转移指令</h3><p>需要添加的指令有<code>blt</code>、<code>bge</code>、<code>bltu</code>、<code>bgeu</code>，指令具体信息可参考我的<a class=link href=https://library.vincent-ice.me/posts/loongarch32r%E6%8C%87%E4%BB%A4%E9%9B%86/ target=_blank rel=noopener>LoongArch32r指令表</a>。</p><p>相信经过exp10的分析，大家很快就能发现这些b指令都是换汤不换药（仅跳转条件判断不同）的一类指令，只要照着如<code>beq</code>指令的过程添加即可。</p><h3 id=访存指令>访存指令</h3><p>需要添加的指令有<code>ld.b</code>、<code>ld.h</code>、<code>ld.bu</code>、<code>ld.hu</code>、<code>st.b</code>、<code>st.h</code>，指令具体信息可参考我的<a class=link href=https://library.vincent-ice.me/posts/loongarch32r%E6%8C%87%E4%BB%A4%E9%9B%86/ target=_blank rel=noopener>LoongArch32r指令表</a>。</p><p>在看完手册后，我们发现普通访存指令的<strong>数据通路、控制逻辑都是相同的</strong>，区别仅在<strong>处理的数据位宽不同</strong>。</p><p>接下来让我们回忆一下我们的<code>data_sram</code>，它是一个宽度为32的Memory单元，每次读写的数据为32位。</p><p>当读回32位数据后，我们选择访存地址对应的字/半字/字节并按照有/无符号扩展到32位就是读取的数据；当需要写入时，我们将需要写入的字/半字/字节按照<strong>访存地址对应的位置</strong>填入32位数据的位置，并将<strong>字节写使能信号</strong>的对应位使能即可。</p><h4 id=地址对齐>地址对齐</h4><p>访存地址对应的位置即地址对齐，其有一定的规则，假设存储器中存储的数据如下图所示，每个字节中存储其所在字节地址</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E5%AD%98%E5%82%A8%E5%99%A8.jpg width=241 height=220 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E5%AD%98%E5%82%A8%E5%99%A8_hu100c9d77195cabdb98c56d8b8f420497_8466_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E5%AD%98%E5%82%A8%E5%99%A8_hu100c9d77195cabdb98c56d8b8f420497_8466_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=109 data-flex-basis=262px></p><p>假如运行<code>ld.w</code>，访存地址为<code>00B</code>，则得到的数据为<code>03020100H</code>。（Loongarch采用小尾端的存储方式）</p><p>假如运行<code>ld.h</code>，存储器返回数据为<code>03020100H</code></p><ul><li>访存地址末尾为<code>00B</code>，最终得到<code>00000100H</code>。</li><li>访存地址末尾为<code>10B</code>，最终得到<code>00000302H</code>。</li></ul><p>假如运行<code>ld.b</code>，存储器返回数据为<code>03020100H</code></p><ul><li>访存地址末尾为<code>00B</code>，最终得到<code>00000000H</code>。</li><li>访存地址末尾为<code>01B</code>，最终得到<code>00000001H</code>。</li><li>访存地址末尾为<code>10B</code>，最终得到<code>00000002H</code>。</li><li>访存地址末尾为<code>11B</code>，最终得到<code>00000003H</code>。</li></ul><p><strong>你应该会想问，剩下的情况呢？剩下的情况是不被允许的！<strong>剩下的情况被称为访存地址</strong>非自然对齐</strong>。</p><p>假如从地址<code>01H</code>处读取一个字（32bit），由于存储器的特性，我们需要先读取<code>00H</code>处的一个字，再读取<code>04H</code>处的一个字，再将它们的<code>01H</code>~<code>04H</code>处的数据拼接起来作为最终数据。实际上，读取一个字的数据对于CPU来说是非常费时间的（可能是上千个周期），更不用说读两个字了，所以我们在定义的时候就不允许这种跨字的数据读写（编译器分配地址空间时也会按照自然对齐地址分配）。</p><h4 id=字节写使能>字节写使能</h4><blockquote><p>如果你不知道字节写使能是哪根线的话请重新看exp7的实践任务第2条</p></blockquote><p>字节写使能即以字节为单位控制存储器写入的数据。</p><p>例如字节写使能为<code>0011B</code>，则地址为<code>00B</code>、<code>01B</code>处会写入新的数据，地址为<code>10B</code>、<code>11B</code>处数据<strong>不会被修改</strong>。</p><p>接下来让我们针对<code>00H</code>处的一个字的存储单元运行一段指令序列吧~</p><div class=table-wrapper><table><thead><tr><th>指令序号</th><th>指令</th><th>访存地址（B）</th><th>数据（H）</th><th>存储器数据（H）</th></tr></thead><tbody><tr><td>1</td><td>st.w</td><td>00</td><td>1234ABCD</td><td><strong>1234ABCD</strong></td></tr><tr><td>2</td><td>ld.b</td><td>01</td><td><strong>FFFFFFAB</strong></td><td>1234ABCD</td></tr><tr><td>3</td><td>st.h</td><td>10</td><td>00009876</td><td><strong>9876ABCD</strong></td></tr><tr><td>4</td><td>ld.hu</td><td>00</td><td><strong>0000ABCD</strong></td><td>9876ABCD</td></tr><tr><td>5</td><td>st.b</td><td>11</td><td>12345678</td><td><strong>7876ABCD</strong></td></tr><tr><td>6</td><td>ld.w</td><td>01</td><td><em>ERROR</em></td><td>7876ABCD</td></tr></tbody></table></div><h3 id=调试tips-4>调试Tips</h3><ol><li>顶层信号中地址线<code>addr</code>在接入存储器时将末两位截去，所以<code>00B</code>~<code>11B</code>的访存地址均会取出<code>00H</code>开始的一个字，详见<code>soc_lite_top.v</code>文件</li><li>大部分分支跳转指令本身的执行错误不会引发trace比对的ERROR，其后一条指令才会引发</li><li>当功能点越来越多，你可以尝试编译只有新指令的func程序来跳过前面已经pass的指令以提高仿真速度，但请最后跑一遍完整的func程序</li></ol><h2 id=exp12添加系统调用异常支持>exp12：添加系统调用异常支持</h2><p>目标：</p><ul><li><input disabled type=checkbox> 理解CPU中断例外的概念</li><li><input disabled type=checkbox> 学习精确异常处理的过程</li><li><input disabled type=checkbox> 在CPU中添加系统调用异常的支持</li><li><input checked disabled type=checkbox> 完全掌握exp11及以前的内容</li></ul><h3 id=特权指令>特权指令</h3><p>在计算机系统层次结构中，应用层在操作系统层之上，只能看到和使用指令系统的一个子集，即指令系统的用户态部分。每个应用程序都有自己的寄存器、内存空间以及可执行的指令。现代计算机的指令系统在用户态子集之外还定义了操作系统核心专用的特权态部分，我们称之为特权指令系统。</p><p>特权指令系统的存在主要是为了让计算机变得更好用、更安全。操作系统通过特权指令系统管理计算机，使得应用程序形成独占CPU的假象，并使应用间相互隔离，互不干扰。应用程序只能在操作系统划定的范围内执行，一旦超出就会被CPU切换成操作系统代码运行。</p><p>龙芯架构32位精简版中处理器核分为2个特权等级（PrivilegeLeVel，简称PLV），分别是PLV0和PLV3。处理器核当前处于哪个特权等级由CSR.CRMD中PLV域的值唯一确定。</p><p>所有特权等级中，<strong>PLV0是具有最高权限的特权等级</strong>，也是<strong>唯一可以使用特权指令并访问所有特权资源的特权等级</strong>。PLV3这个特权等级不能执行特权指令访问特权资源。对于Linux系统来说，架构中仅PLV0级可对应核心态，PLV3级对应用户态。</p><h3 id=控制状态寄存器csr寄存器>控制状态寄存器（CSR寄存器）</h3><p>为了控制CPU的运行状态以及处理特权指令，有一组控制状态寄存器（在龙芯架构中称为CSR寄存器），其位于一个独立的地址空间。</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>名称</th><th style=text-align:center>地址</th><th style=text-align:center>描述</th></tr></thead><tbody><tr><td style=text-align:center>CRMD</td><td style=text-align:center>0x0</td><td style=text-align:center>当前模式信息</td></tr><tr><td style=text-align:center>PRMD</td><td style=text-align:center>0x1</td><td style=text-align:center>例外前模式信息</td></tr><tr><td style=text-align:center>ESTAT</td><td style=text-align:center>0x5</td><td style=text-align:center>例外状态</td></tr><tr><td style=text-align:center>ERA</td><td style=text-align:center>0x6</td><td style=text-align:center>例外返回地址</td></tr><tr><td style=text-align:center>EENTRY</td><td style=text-align:center>0xc</td><td style=text-align:center>例外入口地址</td></tr><tr><td style=text-align:center>SAVE0~SAVE3</td><td style=text-align:center>0x30~0x33</td><td style=text-align:center>数据保存</td></tr></tbody></table></div><p>完整CSR寄存器表和各个CSR寄存器的定义详见<a class=link href=https://www.loongson.cn/uploads/images/2023041918122813624.%E9%BE%99%E8%8A%AF%E6%9E%B6%E6%9E%8432%E4%BD%8D%E7%B2%BE%E7%AE%80%E7%89%88%E5%8F%82%E8%80%83%E6%89%8B%E5%86%8C_r1p03.pdf target=_blank rel=noopener>原手册</a>第7节。</p><p>CSR寄存器有其专用的读写指令<code>csrrd</code>、<code>csrwr</code>、<code>csrxchg</code>，注意这些指令仅在核心态（即PLV0）可运行。</p><h3 id=异常和中断>异常和中断</h3><p>计算机通常按照软件的执行流进行顺序执行和跳转，但有时会需要中断正常的执行流程去处理其他任务，可以触发这一过程的事件统称为异常。</p><p>中断通常由CPU核外部事件发起，CPU核响应后暂停原先程序执行另一段程序的事件。从CPU角度看，中断也可以被视为一种特定的异常，接下来将不做区分统一以“异常”表达。</p><p>顾名思义，“异常”不是常态。异常对应的情况发生的频度不高，但处理起来比较复杂。本着“好钢用在刀刃上”的设计原则，我们希望尽可能由软件程序而不是硬件逻辑来处理这些复杂的异常情况。这样做既能保证硬件的设计复杂度得到控制又能确保系统的实际运行性能没有太大的损失。</p><p>异常处理绝大部分交给异常处理程序完成，但是在处理的开始和结束仍需硬件完成。</p><h4 id=预备阶段>预备阶段</h4><ul><li>CPU核内部或外部事件置起异常信号，表示有异常事件发生，请求CPU处理。</li><li>每个异常事件有其对应的异常编码，需要在申请时同时提供。编码对应详见<a href=https://library.vincent-ice.me/posts/loongarch32r%E6%8C%87%E4%BB%A4%E9%9B%86/#%E5%BC%82%E5%B8%B8>这里</a>或者<a class=link href=https://www.loongson.cn/uploads/images/2023041918122813624.%E9%BE%99%E8%8A%AF%E6%9E%B6%E6%9E%8432%E4%BD%8D%E7%B2%BE%E7%AE%80%E7%89%88%E5%8F%82%E8%80%83%E6%89%8B%E5%86%8C_r1p03.pdf target=_blank rel=noopener>原手册</a>表7-7。</li></ul><h4 id=响应准备阶段>响应准备阶段</h4><ul><li>CPU确认自身可以响应异常处理。</li><li>记录被异常打断的指令的地址到<code>CSR.ERA</code></li><li>记录当前运行状态（<code>CSR.CRMD</code>的PLV、IE）到<code>CSR.PRMD</code>的对应域。</li><li>同时调整CPU的权限等级（通常调整至最高特权等级<code>CSR.CRMD.PLV=0</code>）并关闭中断响应（<code>CSR.CRMD.IE=0</code>）。</li></ul><h4 id=响应阶段>响应阶段</h4><ul><li>根据例外优先级（见<a class=link href=https://www.loongson.cn/uploads/images/2023041918122813624.%E9%BE%99%E8%8A%AF%E6%9E%B6%E6%9E%8432%E4%BD%8D%E7%B2%BE%E7%AE%80%E7%89%88%E5%8F%82%E8%80%83%E6%89%8B%E5%86%8C_r1p03.pdf target=_blank rel=noopener>原手册</a>6.2.2节）选择响应最高优先级的异常，将对应的异常编码写入<code>CSR.ESTAT</code>的Ecode和Esubcode。</li><li>跳转至例外入口（来自<code>CSR.EENTRY</code>）。</li></ul><h4 id=结束阶段>结束阶段</h4><ul><li>异常处理程序结束后会执行<code>ertn</code>指令，其指示CPU从例外处理状态返回。</li><li>例外前运行状态（<code>CSR.PRMD</code>的PLV、IE）被写回<code>CSR.CRMD</code>的对应域。</li><li>跳转到被异常打断的指令的地址<code>CSR.ERA</code>处取指。</li></ul><h4 id=精确异常>精确异常</h4><p>走完异常处理的全部流程，如果我们从原程序流的角度“看”，那么我们会发现它根本不知道某个时刻CPU被“借走”处理了另一段程序，这就是所谓的<strong>精确异常</strong>。</p><p>简单的来说精确异常要求在处理异常时，发生异常的指令前面的所有指令都执行完（修改了机器状态），而发生异常的指令及其后面的指令都没有执行（没有修改机器状态）。</p><p>在流水线处理器中，同时会有多条指令处于不同阶段，不同阶段都有发生异常的可能，那么如何实现精确异常呢？书中给出一种可行的设计方案：</p><ol><li>任何一级流水发生异常时，在流水线中记录下发生异常的事件，直到写回阶段再处理。</li><li>如果在执行阶段要修改机器状态（如状态寄存器），保存下来直到写回阶段再修改。</li><li>指令的PC值随指令流水前进到写回阶段为异常处理专用。</li><li>将外部中断作为取指的异常处理。</li><li>指定一个通用寄存器（或一个专用寄存器）为异常处理时保存PC值专用。</li><li>当发生异常的指令处在写回阶段时，保存该指令的PC及必需的其他状态，置取指的PC值为异常处理程序入口地址。</li></ol><h3 id=调试tips-5>调试Tips</h3><ol><li>异常处理需要复杂的控制系统支持，添加起来有一定难度。<del>但它对CPU意味着可以在考试中途出去上个厕所回来接着做而非必须一口气做到底</del></li><li>如果觉得直接在流水线上改动的不熟练的话，或许可以在单周期CPU上先添加一下，然后再切分到流水线的各个级。<del>如果你有做好git版本控制的话应该很好找吧</del></li><li>某些CSR寄存器和PC寄存器一样存在特定的复位值，见<a class=link href=https://www.loongson.cn/uploads/images/2023041918122813624.%E9%BE%99%E8%8A%AF%E6%9E%B6%E6%9E%8432%E4%BD%8D%E7%B2%BE%E7%AE%80%E7%89%88%E5%8F%82%E8%80%83%E6%89%8B%E5%86%8C_r1p03.pdf target=_blank rel=noopener>原手册</a>6.3节。</li><li>对于CSR寄存器，其也和通用寄存器一样存在冒险问题等待解决。</li><li>在<code>CSR.ESTAT.IS</code>域，其第10位在有些func程序中固定为0，有些开放读写，可能需要注意下。</li><li>例外返回的地址不一定是<code>CSR.ERA</code>中的地址。在本实验中返回原地址将会重新执行<code>syscall</code>。<del>是死循环捏</del></li></ol><h2 id=exp13添加其它异常支持>exp13：添加其它异常支持</h2><p>目标：</p><ul><li><input disabled type=checkbox> 完善<code>ADEF</code>、<code>ALE</code>、<code>BRK</code>、<code>INE</code>异常支持</li><li><input disabled type=checkbox> 添加中断支持</li><li><input disabled type=checkbox> 添加定时器、计时器</li></ul><p>在exp12完成了<code>syscall</code>的异常支持后，我想CPU中完整的异常处理的数据和控制通路已经搭建完成了，添加新的异常支持只需要针对新的异常进行对应的判断，发出对应的异常消息即可。</p><h3 id=中断>中断</h3><p>中断可被视为一种特定的异常，但是其与其它异常有着一个关键的不同点。</p><p>由于中断通常由CPU核外部事件触发，其相对CPU核是异步的，所以发出的中断信号需要保持到被CPU采样，否则将永远无法触发中断异常。当然这是由中断源负责维护的。</p><p>在较为简单的线中断模式下，硬件仅需每拍采样各个中断源并将其状态记录于<code>CSR.ESTAT.IS</code>域中，并在认为有需要响应的中断时将中断例外标注至流水线中的某一条指令上，随后的过程与其它例外相同。</p><h3 id=定时器与定时器中断>定时器与定时器中断</h3><p>在龙芯32位精简版架构中定义了一个定时器，其随着时钟自减，直到为零时置起定时器中断信号。</p><p>详细定义及运行控制信息见<a class=link href=https://www.loongson.cn/uploads/images/2023041918122813624.%E9%BE%99%E8%8A%AF%E6%9E%B6%E6%9E%8432%E4%BD%8D%E7%B2%BE%E7%AE%80%E7%89%88%E5%8F%82%E8%80%83%E6%89%8B%E5%86%8C_r1p03.pdf target=_blank rel=noopener>原手册</a>的<code>TCFG</code>、<code>TVAL</code>、<code>TICLR</code>寄存器定义（7.6.2~7.6.4）。</p><h3 id=计时器>计时器</h3><p>龙芯架构 32 位精简版定义了一个恒定频率计时器，其主体是一个 64 位的计数器，称为 Stable Counter。Stable Counter 在复位后置为 0，随后每个计数时钟周期自增 1，当计数至全 1 时自动绕回至 0 继续自增。同时每个计时器都有一个软件可配置的全局唯一编号，称为 Counter ID，保存在<code>CSR.TID</code>寄存器中。</p><h3 id=调试tips-6>调试Tips</h3><ol><li>在经过了exp12的锤炼后，本实验应该不难了吧~~\doge~~</li><li>在verilog描述中<strong>注意多驱动问题</strong>。如果你选择给每个CSR寄存器一个always块负责内容修改的话，请注意这个CSR寄存器中所有数据更新都必须在这个always块中，以避免多驱动问题产生。例如<code>CSR.ESTAT.IS[11]</code>的定时器中断状态位的赋值不能在<code>CSR.TVAL</code>寄存器中，当然还有其它情况，请自行注意避免。（可以在综合的警告或者Linter语法检查找到已有的多驱动）</li><li>选择你觉得舒服的CSR寄存器声明方式，可以按照名字定义32位的，也可以直接按照子域分开定义……善用宏定义将位索引转换为有意义的单词</li></ol><h2 id=exp14添加类sram总线支持>exp14：添加类SRAM总线支持</h2><p>目标：</p><ul><li><input disabled type=checkbox> 学习总线的原理及作用</li><li><input disabled type=checkbox> 在CPU中添加简单的类SRAM接口总线支持</li></ul><h3 id=总线>总线</h3><p>总线的本质作用是完成数据交换。总线用于将两个或两个以上的部件连接起来，使得它们之间可以进行数据交换，或者说通信。</p><p>总线的具体介绍可见<a class=link href=https://foxsen.github.io/archbase/%E8%AE%A1%E7%AE%97%E6%9C%BA%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%8A%80%E6%9C%AF.html#%E6%80%BB%E7%BA%BF%E6%A6%82%E8%BF%B0 target=_blank rel=noopener>《计算机体系结构》</a>。</p><p>在总线通信中，通常将读写操作发起方称为主方（master），响应方称为从方（slave）。每一次读写操作的过程可大致分为：请求发起、响应请求、请求数据传输、请求数据返回。和我们之前的实验中不同的是，由于实际情况下总线上可能不止处理一件事物、数据的读写也需要一定的时间，所以每个步骤之间是有不确定的时间间隔的。为了明确何时的数据是有效的，每次有效的数据传输都基于握手信号，只有握手成功才会传输有效数据。</p><h3 id=类sram接口>类SRAM接口</h3><p>我们的CPU最终需要实现AMBA AXI总线接口，但是直接上手AXI总线可能有些困难，所以我们先学习类SRAM接口，或者说在我们原先的SRAM接口上加入握手机制，其接口信号如下：</p><div class=table-wrapper><table><thead><tr><th>信号名称</th><th>位宽</th><th>方向</th><th>功能</th></tr></thead><tbody><tr><td>req</td><td>1</td><td>master->slave</td><td>读写请求信号</td></tr><tr><td>wr</td><td>1</td><td>master->slave</td><td>高电平表示写请求，低电平为读操作</td></tr><tr><td>size</td><td>2</td><td>master->slave</td><td>传输字节数</td></tr><tr><td>addr</td><td>32</td><td>master->slave</td><td>请求的地址</td></tr><tr><td>wstrb</td><td>4</td><td>master->slave</td><td>写请求的写字节使能</td></tr><tr><td>wdata</td><td>32</td><td>master->slave</td><td>写请求的写数据</td></tr><tr><td>addr_ok</td><td>1</td><td>slave->master</td><td>请求的地址传输完毕</td></tr><tr><td>data_ok</td><td>1</td><td>slave->master</td><td>请求的数据传输完毕（读取的数据or数据的写入）</td></tr><tr><td>rdata</td><td>32</td><td>slave->master</td><td>读请求返回的读数据</td></tr></tbody></table></div><p>相较于原先的SRAM接口，我们只添加了<code>size</code>、<code>addr_ok</code>、<code>data_ok</code>三根信号线，接下来我们解释一下这三条线的作用。</p><h4 id=size><code>size</code></h4><p><code>size</code>信号表示该次请求传输的字节数，根据访存指令不同选择不同的值</p><ul><li>0: 1字节。<code>ld.b</code>、<code>ld.ub</code>、<code>st.b</code></li><li>1: 2字节。<code>ld.h</code>、<code>ld.uh</code>、<code>st.h</code></li><li>2: 4字节。<code>ld.w</code>、<code>st.w</code></li></ul><h4 id=addr_ok><code>addr_ok</code></h4><p><code>addr_ok</code>信号用于和<code>req</code>信号一起完成读写请求的握手。只有在<code>clk</code>的上升沿同时看到<code>req</code>和<code>addr_ok</code>为1的时候才是一次成功的请求握手，读写请求、读写地址和可能的写数据被发送至从方。</p><h4 id=data_ok><code>data_ok</code></h4><p><code>data_ok</code>信号有双重身份。对应读事务的时候它是数据返回的有效信号；对应写事务的时候，它是写入完成的有效信号。</p><p>在类SRAM接口中主方对于数据响应总是可以接收，所以不再设置Master接收<code>data_ok</code>的握手信号。也就是说如果存在未返回数据响应的请求，则在<code>clk</code>的上升沿看到<code>data_ok</code>为1就可以认为是—次成功的数据响应握手。</p><h4 id=读写时序>读写时序</h4><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E8%AF%BB.jpg width=1117 height=835 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E8%AF%BB_huc2c27e7784c3d970354444dd857b64ff_57899_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E8%AF%BB_huc2c27e7784c3d970354444dd857b64ff_57899_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=133 data-flex-basis=321px></p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E5%86%99.jpg width=1284 height=1004 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E5%86%99_hu6080e06310ce250da43bf3cd0d4f91f1_77787_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E5%86%99_hu6080e06310ce250da43bf3cd0d4f91f1_77787_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=127 data-flex-basis=306px></p><p>需要注意的是，总线上支持多事务处理，比如说以下连续写读操作：</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E5%86%99%E8%AF%BB.jpg width=808 height=825 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E5%86%99%E8%AF%BB_hu1fbc0db3da952ee1c74445a9374df906_52208_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/%E7%B1%BBSRAM%E5%86%99%E8%AF%BB_hu1fbc0db3da952ee1c74445a9374df906_52208_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=97 data-flex-basis=235px></p><p>对于初学者来说还是先一个一个事务处理，多事务会复杂上不少，对于我们的单发射流水线也起不到很大优化效果。</p><blockquote><p>建议阅读一下《CPU设计实战》中“类SRAM总线的设计”一节，书中有详细的分析。如果没有Loongarch版的话MIPS版也是相通的。</p></blockquote><h3 id=调试tips-7>调试Tips</h3><ol><li>从总线接口开始，你就会发现何为时序逻辑比组合逻辑难了。不出意外的话你应该会开始遇到各种差一拍或者其它奇奇怪怪的情况，请记得此时你的流水级处理的事情不像之前那样只有一拍，而变成类似一个状态机一样的多周期流水级，需要对流入和流出的控制有着明确的信号逻辑。</li><li>明确需要当拍更新（组合逻辑）和下拍更新（时序逻辑）的信号及它们间的相互依赖。</li></ol><h2 id=exp1516添加axi总线支持完成axi随机延迟验证>exp15、16：添加AXI总线支持、完成AXI随机延迟验证</h2><p>CPU对外只有一个AXI接口，需在内部完成取指和数据访问的仲裁。推荐在本任务中实现一个类SRAM-AXI的2x1的转接桥，然后拼接上exp14完成的类SRAM接口的CPU，将myCPU封装为AXI接口。</p><h3 id=axi接口>AXI接口</h3><p>备注栏中是我们针对exp给出的—些设计建议。</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/AXI%E6%8E%A5%E5%8F%A3.jpg width=1730 height=2933 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/AXI%E6%8E%A5%E5%8F%A3_huf61b5be99eb247b205205c0decc13487_844529_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/AXI%E6%8E%A5%E5%8F%A3_huf61b5be99eb247b205205c0decc13487_844529_1024x0_resize_q75_box.jpg 1024w" loading=lazy class=gallery-image data-flex-grow=58 data-flex-basis=141px></p><p>AXI接口的设计资料比较多，《CPU设计实战》和<a class=link href=https://foxsen.github.io/archbase/%E8%AE%A1%E7%AE%97%E6%9C%BA%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%8A%80%E6%9C%AF.html#%E7%89%87%E4%B8%8A%E6%80%BB%E7%BA%BF target=_blank rel=noopener>《计算机体系结构基础》</a>以及网络上都有十分详细的分析和教学，我就不班门弄斧了。</p><p>在这里提供一个<a class=link href=#%e7%b1%bbSRAM-AXI%e8%bd%ac%e6%8e%a5%e6%a1%a5>转接桥参考</a>。</p><h3 id=调试tips-8>调试Tips</h3><ol><li>到这里提前恭喜你已经写出完整的CPU (◆゜∀゜）👍</li><li><a class=link href=https://bookdown.org/loongson/_book3/chapter-axi-bus.html#subsec-exp16 target=_blank rel=noopener>在exp16实践任务中</a>第6、7步比较费时间，建议各个种类各挑一个就行</li><li>到这我也没什么Tips可写了，靠各位自己STFW啦*(^_^)/*</li></ol><h2 id=附录>附录</h2><blockquote><p>在学习之前，你需要</p><ul><li><p><input disabled type=checkbox> 学会verilog的基本语法</p><ul><li><p><a class=link href=https://library.vincent-ice.me/posts/verilog%e5%9f%ba%e6%9c%ac%e8%af%ad%e6%b3%95/ target=_blank rel=noopener>Verilog 基础知识 | Vincent的图书馆</a></p></li><li><p><a class=link href=https://blog.csdn.net/qq_43460068/article/details/122001173 target=_blank rel=noopener>Verilog HDL——运算符_verilog逻辑运算符_~Old的博客-CSDN博客</a></p></li><li><p><a class=link href="https://zhuanlan.zhihu.com/p/72014513?ivk_sa=1024320u&amp;utm_id=0" target=_blank rel=noopener>Verilog语法之四：运算符 - 知乎 (zhihu.com)</a></p></li><li><p><a class=link href=https://blog.csdn.net/weixin_54358182/article/details/129495887 target=_blank rel=noopener>Verilog 基础仿真文件编写_verilog仿真程序编写_背影疾风的博客-CSDN博客</a></p></li></ul></li><li><p><input disabled type=checkbox> 学会补码及其加减法</p><ul><li><a class=link href=https://blog.csdn.net/qq_34771697/article/details/77972501 target=_blank rel=noopener>原码-反码-补码 &ndash;数学公式分析_原码反码补码计算公式及关系-CSDN博客</a></li><li><a class=link href=https://zhuanlan.zhihu.com/p/105917577 target=_blank rel=noopener>【原创】计算机为什么要用补码？ - 知乎 (zhihu.com)</a></li><li><a class=link href=https://blog.csdn.net/qq_43511405/article/details/105898286 target=_blank rel=noopener>【计算机组成原理】补码的加减运算方法_补码相加怎么算的-CSDN博客</a></li></ul></li></ul></blockquote><h3 id=多路复选器>多路复选器</h3><p>作用：从一组输入数据中选出某一个来</p><img src=assets/mux.png alt=mux style=zoom:33%><p>核心：用与门当做开关，通过数据信号和控制信号相与实现各数据的选择效果</p><h4 id=二选一>二选一</h4><p>电路图：<img src=assets/MUX2.png alt=MUX2.png style=zoom:50%></p><p>verilog实现方式：</p><ul><li>门级电路（了解即可）</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mux2_gate</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span> <span class=n>sel</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>y</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=p>(</span><span class=n>a</span> <span class=o>&amp;</span> <span class=p>{</span><span class=mh>8</span><span class=p>{</span><span class=n>sel</span><span class=p>}})</span> <span class=o>|</span> <span class=p>(</span><span class=n>b</span> <span class=o>&amp;</span> <span class=p>{</span><span class=mh>8</span><span class=p>{</span><span class=o>~</span><span class=n>sel</span><span class=p>}});</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>行为级描述</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mux2</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span> <span class=n>sel</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=kt>wire</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>		
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>sel</span> <span class=o>?</span> <span class=n>a</span> <span class=o>:</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span> <span class=c1>//1=&gt;a,0=&gt;b
</span></span></span></code></pre></td></tr></table></div></div><ul><li>带参数的常用写法</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mux2_par</span> <span class=p>#(</span>
</span></span><span class=line><span class=cl>	<span class=k>parameter</span> <span class=n>n</span><span class=o>=</span><span class=mh>8</span>
</span></span><span class=line><span class=cl><span class=p>)</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span><span class=p>[</span><span class=n>n</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span> <span class=n>sel</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=kt>wire</span><span class=p>[</span><span class=n>n</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span>	
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>sel</span> <span class=o>?</span> <span class=n>a</span> <span class=o>:</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>​ 调用方式</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>mux2_par</span> <span class=p>#(.</span><span class=n>n</span><span class=p>())</span> <span class=n>u_mux2_par</span> <span class=p>(.</span><span class=n>a</span><span class=p>(),.</span><span class=n>b</span><span class=p>(),.</span><span class=n>sel</span><span class=p>(),.</span><span class=n>y</span><span class=p>());</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=四选一>四选一</h4><p>电路图：<img src=assets/MUX4.png alt=MUX4 style=zoom:50%></p><p>verilog实现方式：</p><ul><li>门级电路（了解即可）</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mux4_gate</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span><span class=n>d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span> <span class=kt>wire</span> <span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>sel</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=kt>wire</span> <span class=n>y</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>y</span><span class=o>=</span><span class=p>(</span><span class=n>a</span><span class=o>&amp;&amp;~</span><span class=n>sel</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;&amp;~</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>])</span><span class=o>|</span><span class=p>(</span><span class=n>b</span><span class=o>&amp;&amp;</span><span class=n>sel</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;&amp;~</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>])</span><span class=o>|</span><span class=p>(</span><span class=n>c</span><span class=o>&amp;&amp;~</span><span class=n>sel</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;&amp;</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>])</span><span class=o>|</span><span class=p>(</span><span class=n>d</span><span class=o>&amp;&amp;</span><span class=n>sel</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;&amp;</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>]);</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span><span class=c1>//00=&gt;a,01=&gt;b,10=&gt;c,11=&gt;d
</span></span></span></code></pre></td></tr></table></div></div><ul><li>行为级描述</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mux4</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span>  <span class=kt>wire</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span><span class=n>d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span>  <span class=kt>wire</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sel</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>output</span> <span class=kt>wire</span><span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>	
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>sel</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>?</span> <span class=p>(</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>?</span> <span class=n>d</span> <span class=o>:</span> <span class=n>c</span><span class=p>)</span> <span class=o>:</span> <span class=p>(</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>?</span> <span class=n>b</span> <span class=o>:</span> <span class=n>a</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span><span class=c1>//00=&gt;a,01=&gt;b,10=&gt;c,11=&gt;d
</span></span></span></code></pre></td></tr></table></div></div><ul><li>带参数的常用写法</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mux4_par</span> <span class=p>#(</span>
</span></span><span class=line><span class=cl>	<span class=k>parameter</span> <span class=n>n</span><span class=o>=</span><span class=mh>8</span>
</span></span><span class=line><span class=cl><span class=p>)</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span><span class=p>[</span><span class=n>n</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>c</span><span class=p>,</span><span class=n>d</span><span class=p>,</span>
</span></span><span class=line><span class=cl>	<span class=k>input</span>  <span class=kt>wire</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>sel</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span><span class=p>[</span><span class=n>n</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>	
</span></span><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>sel</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>?</span> <span class=p>(</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>?</span> <span class=n>d</span> <span class=o>:</span> <span class=n>c</span><span class=p>)</span> <span class=o>:</span> <span class=p>(</span><span class=n>sel</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>?</span> <span class=n>b</span> <span class=o>:</span> <span class=n>a</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span><span class=c1>//00=&gt;a,01=&gt;b,10=&gt;c,11=&gt;d
</span></span></span></code></pre></td></tr></table></div></div><p>​ 调用方式</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>mux4_par</span> <span class=p>#(.</span><span class=n>n</span><span class=p>())</span> <span class=n>u_mux4_par</span> <span class=p>(.</span><span class=n>a</span><span class=p>(),.</span><span class=n>b</span><span class=p>(),.</span><span class=n>c</span><span class=p>(),.</span><span class=n>d</span><span class=p>(),.</span><span class=n>sel</span><span class=p>(),.</span><span class=n>y</span><span class=p>());</span>
</span></span></code></pre></td></tr></table></div></div><blockquote><p>本章你需要学会的</p><ul><li><input disabled type=checkbox> 带参数的写法及其调用方法</li></ul></blockquote><h3 id=加法器>加法器</h3><h4 id=半加器>半加器</h4><p>只将两个1位二进制数相加，不考虑低位进位。</p><ul><li>真值表</li></ul><table border=4><tr align=center><td colspan=2>输入</td><td colspan=2>输出</td></tr><tr align=center><td>A</td><td>B</td><td>S</td><td>CO</td></tr><tr align=center><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr align=center><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr align=center><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr align=center><td>1</td><td>1</td><td>0</td><td>1</td></tr></table><ul><li>逻辑函数</li></ul>$$
S=\overline{A}B+A\overline{B}=A\oplus B\\
CO=AB
$$<ul><li>电路图</li></ul><img src=assets/half_adder.png alt=half_adder style=zoom:61%><ul><li>verilog实现方式</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>half_adder</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>s</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>s</span> <span class=o>=</span> <span class=n>a</span> <span class=o>^</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=全加器>全加器</h4><p>除了要将两个1位二进制数相加外，还有考虑来自低位的进位。</p><ul><li>真值表</li></ul><table border=5><tr align=center><td colspan=3>输入</td><td colspan=2>输出</td></tr><tr align=center><td>CI</td><td>A</td><td>B</td><td>S</td><td>CO</td></tr><tr align=center><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr align=center><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr align=center><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr align=center><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr align=center><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr align=center><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr align=center><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr align=center><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table><ul><li><del>逻辑函数</del> 可以通过两个半加器串联修改实现</li></ul>$$
S=A\oplus B\oplus CI\\
CO=AB+\left( A+B\right) \left( CI\right)
$$<ul><li>电路图</li></ul><img src=assets/full_adder.png alt=full_adder style=zoom:61%><ul><li>verilog实现方式</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>adder_1bit</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span><span class=n>ci</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>s</span><span class=p>,</span><span class=n>co</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>s</span> <span class=o>=</span> <span class=n>a</span><span class=o>^</span><span class=n>b</span><span class=o>^</span><span class=n>ci</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co</span> <span class=o>=</span> <span class=p>(</span><span class=n>a</span><span class=o>&amp;</span><span class=n>b</span><span class=p>)</span><span class=o>|</span><span class=p>(</span><span class=n>ci</span><span class=o>&amp;</span><span class=p>(</span><span class=n>a</span><span class=o>^</span><span class=n>b</span><span class=p>));</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=多位加法器>多位加法器</h4><h5 id=行波进位加法器ripple-carry-adder>行波进位加法器（Ripple-carry adder）</h5><ul><li>示意图</li></ul><img src=assets/RCA.jpg alt=ripple_carry_adder style=zoom:67%><p>如同波一般向前计算。每次运算需要等待前一位的进位值，由全加器的电路图可知，从cin到cout有两级门电路的时延，所以对于N位行波进位加法器，时延就是$3+(N-1)*2=2N+1$级。可见，在位数更高的RCA中，串行计算带来的时延会相当大，这对于现代高速运算是不可忍受的。</p><ul><li>verilog实现方式</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>adder_8bit</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>        <span class=n>ci</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>s</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>       <span class=n>co</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>8</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>temp_co</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>temp_co</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=n>ci</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>generate</span>
</span></span><span class=line><span class=cl>    <span class=k>genvar</span> <span class=n>i</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>for</span> <span class=p>(</span><span class=n>i</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span><span class=n>i</span><span class=o>&lt;</span><span class=mh>8</span> <span class=p>;</span><span class=n>i</span><span class=o>=</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span> <span class=p>)</span> <span class=k>begin</span><span class=o>:</span><span class=n>adder_simple</span>
</span></span><span class=line><span class=cl>        <span class=n>adder_1bit</span> <span class=n>adder_unit</span><span class=p>(.</span><span class=n>a</span><span class=p>(</span><span class=n>a</span><span class=p>[</span><span class=n>i</span><span class=p>]),.</span><span class=n>b</span><span class=p>(</span><span class=n>b</span><span class=p>[</span><span class=n>i</span><span class=p>]),.</span><span class=n>ci</span><span class=p>(</span><span class=n>temp_co</span><span class=p>[</span><span class=n>i</span><span class=p>]),.</span><span class=n>s</span><span class=p>(</span><span class=n>s</span><span class=p>[</span><span class=n>i</span><span class=p>]),.</span><span class=n>co</span><span class=p>(</span><span class=n>temp_co</span><span class=p>[</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span><span class=p>]));</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endgenerate</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co</span><span class=o>=</span><span class=n>temp_co</span><span class=p>[</span><span class=mh>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h5 id=超前进位加法器carry-lookahead-adder>超前进位加法器（Carry-lookahead Adder）</h5><p>为了提高运算速度，必须设法减小或消除由于进位信号逐级传递所耗费的时间，于是设计出超前进位加法器。</p><h6 id=超前进位逻辑>超前进位逻辑</h6><p>两个多位数中第<em>i</em>位相加产生的进位输出$(CO)_i$可表示为</p>$$
(CO)_i=A_iB_i+\left( A_i+B_i\right) \left( CI\right)_i
$$<p>我们将$G_i = A_iB_i$称为进位生成函数，将$P_i = (A_i+B_i)(CI)_i$称为进位传递函数。</p><p>通过数学计算展开可得</p>$$
\left( CO\right) _{i}=G_{i}+P_{i}G_{i-1}+P_{i}P_{i-1}G_{i-2}+\ldots +P_{i}P_{i-1}\ldots P_{1}G_{0}
+P_{i}P_{i-1}\ldots P_{0}G_{0}
$$<p>于是我们得到了任意一位产生的进位，避免了等待进位信号的逐级传递，将实现上述逻辑的电路称为<strong>CLU</strong>（Carry Lookahead Unit）。由公式可以看出，并行生成各级$C_i$的时延来自$G_i$和$P_i$的先与后或，再加上生成$G_i$和$P_i$的一级门电路，总共是三级门电路时延。而且可以看出，时延的级数并不会随位数的增加而增加，不论多少位CLA，生成各级$C_i$的时延恒为三级门电路。</p><p>由全加器的真值表可得第$i$位和$S_i$的逻辑式</p>$$
S_i=A_i\oplus B_i\oplus (CI)_i \ \ \ 或 \ \ \ S_i= \sim G_i P_i\oplus (CI)_i
$$<p>同样不超过三级门电路</p><h6 id=4位超前进位加法器>4位超前进位加法器</h6><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>CLA4</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>a</span><span class=p>,</span><span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=n>ci</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>s</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=n>co</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>G</span><span class=p>,</span><span class=n>P</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>co_buf</span><span class=p>,</span><span class=n>ci_buf</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>generate</span>
</span></span><span class=line><span class=cl>    <span class=k>genvar</span> <span class=n>i</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>for</span> <span class=p>(</span><span class=n>i</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span><span class=n>i</span><span class=o>&lt;</span><span class=mh>4</span> <span class=p>;</span><span class=n>i</span><span class=o>=</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span> <span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>       <span class=k>assign</span> <span class=n>G</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=n>a</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>&amp;</span> <span class=n>b</span><span class=p>[</span><span class=n>i</span><span class=p>];</span>
</span></span><span class=line><span class=cl>       <span class=k>assign</span> <span class=n>P</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=n>a</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>|</span> <span class=n>b</span><span class=p>[</span><span class=n>i</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endgenerate</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co_buf</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>=</span><span class=n>G</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>|</span> <span class=n>G</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;</span><span class=n>ci</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co_buf</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>=</span><span class=n>G</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&amp;</span><span class=n>G</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;</span><span class=n>ci</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co_buf</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>=</span><span class=n>G</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&amp;</span><span class=n>G</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&amp;</span><span class=n>G</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;</span><span class=n>ci</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co_buf</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span><span class=o>=</span><span class=n>G</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span><span class=o>&amp;</span><span class=n>G</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&amp;</span><span class=n>G</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&amp;</span><span class=n>G</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>|</span> <span class=n>P</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&amp;</span><span class=n>P</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span><span class=o>&amp;</span><span class=n>ci</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>co</span> <span class=o>=</span> <span class=n>co_buf</span><span class=p>[</span><span class=mh>3</span><span class=p>];</span>
</span></span><span class=line><span class=cl>            
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>ci_buf</span> <span class=o>=</span> <span class=p>{</span><span class=n>co_buf</span><span class=p>[</span><span class=mh>2</span><span class=o>:</span><span class=mh>0</span><span class=p>],</span><span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>};</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>generate</span>
</span></span><span class=line><span class=cl>	<span class=k>genvar</span> <span class=n>i</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>for</span> <span class=p>(</span><span class=n>i</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span><span class=n>i</span><span class=o>&lt;</span><span class=mh>4</span> <span class=p>;</span><span class=n>i</span><span class=o>=</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>		<span class=k>assign</span> <span class=n>s</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=o>~</span><span class=n>G</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>&amp;</span> <span class=n>P</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>^</span> <span class=n>ci_buf</span><span class=p>[</span><span class=n>i</span><span class=p>];</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endgenerate</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h6 id=更多位超前进位加法器>更多位超前进位加法器</h6><p>在设计出4位超前进位加法器后，一个很自然的想法是：要想得到更多位CLA，只需像4位CLA那样，只是多递归几次的区别。这个方法叫<strong>全超前进位</strong>。全超前进位理论上是可行的，但由CLU的公式可知，随着位数的增加，实现CLU的门电路数量会急剧增加，导致电路面积开销过大；另一方面，位数的增加也会使扇入飞速增大，导致时延增加。</p><p><strong>所以，单纯的递归并不是好的解决方案。</strong></p><p>一个解决方案是借鉴RCA。将多个4位CLA级联，即采用“组内超前进位，组间串行进位“来构成更多位超前进位加法器。其中每个4位CLA从进位输入到进位输出是两级门电路时延，加上第一级CLA的PG时延和最后一级CLA的异或门时延，这种方式构成的N位超前进位加法器的总时延为$1+2*(N/4)+1=N/2+2$。</p><p>如果想获得更快的速度，就得采用另一种方法——<strong>多级超前进位加法器</strong>。多级超前进位加法器采用“组内超前进位，组间也超前进位”的方式，可进一步降低因组间串联进位带来的时延。即将每个4位CLA看做一位再由超前进位逻辑再次进行超前进位，故称为多级超前进位加法器。</p><blockquote><p>本章你要学会的</p><ul><li><input disabled type=checkbox> 超前进位加法器是怎么优化降低时延的</li><li><input disabled type=checkbox> generate-for循环调用模块</li></ul><p>一些可参考资料</p><ul><li>《数字电子技术基础》阎石 p172-176</li><li>《计算机体系结构基础》胡伟武 p188-193</li><li><a class=link href=http://blog.chinaaet.com/T_Tang/p/5100051382 target=_blank rel=noopener>32位超前进位加法器的设计-T-Tang-电子技术应用-AET-中国科技核心期刊-最丰富的电子设计资源平台 (chinaaet.com)</a></li><li><a class=link href="https://zhuanlan.zhihu.com/p/579055858?utm_id=0" target=_blank rel=noopener>16位两级超前进位加法器的Verilog实现及时延分析 - 知乎 (zhihu.com)</a></li></ul></blockquote><h3 id=乘法器>乘法器</h3><p>不采用任何优化算法的乘法过程，可以用我们小学就学过的列竖式乘法来说明。从乘数的低位开始，每次取一位与被乘数相乘，其乘积作为部分积暂存，乘数的全部有效位都乘完后，再将所有部分积根据对应乘数数位的权值错位累加，得到最后的乘积。</p><img src=assets/ShuShi.jpg alt=ShuShi style=zoom:50%><p>这样原始的乘法在设计上是可以实现的，但在工程应用上几乎不会采用，在时延与面积上都需要优化。一个N位的乘法运算，需要产生N个部分积，并对它们进行全加处理，位宽越大，部分积个数越多，需要的加法器也越多，加法器延时也越大，那么针对乘法运算的优化，主要也就集中在两个方面：<strong>一是减少加法器带来的延时，二是减少部分积的个数</strong>。</p><h4 id=补码移位乘法器>补码移位乘法器</h4><p>首先解决负数乘法问题。在加减法中我们采用补码解决负数和减法问题，在负数乘法中同样可以使用补码。</p><p>假定有 8 位定点数 $Y$， $[Y]_补$ 的二进制格式写作 $y_7 y_6 y_5 y_4 y_3 y_2 y_1 y_0$ ，根据补码定义，$Y$ 的值等于</p>$$
Y=y_{7}\times -2^{7}+y_{6}\times 2^{6}+y_{5}\times 2^{5}+\ldots +y_{0}\times 2^{0}
$$<p>由此可得出</p>$$
\begin{aligned}\left[ X\times Y\right] _{补}&=\left[   X\times (y _{7}\times -2^{7}+y_{6}\times 2^{6}+\ldots +y_{0}\times 2^0) \right]_{补} \\
&=\left[X \times -y_7\times 2^{7}+X\times y_{6}\times 2^{6}+\ldots +X\times y_{0}\times 2^{0}\right] _{补}\\
&=\left[ X\times-y_{7}\times2^{7}\right] _{补}+\left[ X\times y_6\times 2^{6}\right] _{补}+\ldots +[ X\times y_{0}\times 2^{0}) _{补}\\
&=-y_{7}\times \left[ X \times 2^{7} \right] _{补} + y_{6}\times \left[ X \times 2^{6} \right] _{补}+\ldots +y_{0}\times \left[ X\times 2^{0}\right]_{补}\\
&=\left[ X\right] _{补}\times \left( -y_{7}\times 2^{7}+y_{6}\times 2^{6}+\ldots +y_{0}\times 2^{0} \right) \end{aligned}
$$<p>根据公式可以用verilog设计出简单的移位补码乘法器</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>mult_simple</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>op1</span><span class=p>,</span><span class=n>op2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span><span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>op1_ext</span> <span class=o>=</span> <span class=n>op1</span><span class=p>[</span><span class=mh>7</span><span class=p>]</span> <span class=o>?</span> <span class=p>{</span><span class=mh>8</span><span class=mb>&#39;b11111111</span><span class=p>,</span><span class=n>op1</span><span class=p>}</span> <span class=o>:</span> <span class=p>{</span><span class=mh>8</span><span class=mb>&#39;b0</span><span class=p>,</span><span class=n>op1</span><span class=p>};</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>mult_buf</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>generate</span>
</span></span><span class=line><span class=cl>    <span class=k>genvar</span> <span class=n>i</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>for</span> <span class=p>(</span><span class=n>i</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span><span class=n>i</span><span class=o>&lt;</span><span class=mh>8</span> <span class=p>;</span><span class=n>i</span><span class=o>=</span><span class=n>i</span><span class=o>+</span><span class=mh>1</span> <span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=k>assign</span> <span class=n>mult_buf</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=o>~</span><span class=n>op2</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>?</span> <span class=mh>16</span><span class=mb>&#39;b0</span> <span class=o>:</span> <span class=p>(</span><span class=n>op1_ext</span><span class=o>&lt;&lt;</span><span class=n>i</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endgenerate</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>+</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span> <span class=o>+</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span> <span class=o>+</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span> 
</span></span><span class=line><span class=cl>           <span class=o>+</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>4</span><span class=p>]</span> <span class=o>+</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>5</span><span class=p>]</span> <span class=o>+</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>6</span><span class=p>]</span> <span class=o>-</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>7</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=华莱士树>华莱士树</h4><p>由于累加器本身的进位传递延时对电路性能依然存在非常大的影响，所以优化的第一个方面，就是改进部分积累加结构，提升累加性能。如果采用部分积直接相加的方式，因为全加器进位的关系，当前bit的相加结果依赖于它前一bit的进位输出，整个计算过程相当于串行化，位宽越大，延时越大，所以优化的关键就是消除进位链，使运算并行化。</p><p>进位保留加法器（Carry Save Adder, CSA）是比较常用的一种优化方式，CSA实际上就是一位全加器。在上一章中我们学习了全加器有3个输入A,B,CI和2个输出S,CO，通过CI和上一级CO相接实现串行的加法，但是在CSA中我们保留每一位的CO，CI使用另外一个加数D来替代，即</p>$$
A+B+D=S+\{C,0\}
$$<p>这样我们就实现了3个加数变为2个加数的加数缩减，也就是说我们将加数减少了1/3，如果我们再往后加一层同样的CSA，可以进一步减少加数，直到只剩两个加数即可使用一个加法器得到最终结果。对于N个加数的加法，使用串行加法器需要N-1个加法器的延时，使用多层华莱士树大致需要$log_{1.5}(0.5N)$个加法器延迟，显然明显地降低计算延迟，数据宽度越宽，其效果越明显。</p><p>下面为8个1位数相加的四层华莱士树结构图，同样也可将1位数扩展为多位数，结构是相似的。</p><p><img src=/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/wallace.jpg width=523 height=515 srcset="/p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/wallace_hu8a670269c76f263a077ff7f167c4e54b_24627_480x0_resize_q75_box.jpg 480w, /p/%E9%BE%99%E8%8A%AF%E5%AE%9E%E9%AA%8C%E6%94%BB%E7%95%A5/assets/wallace_hu8a670269c76f263a077ff7f167c4e54b_24627_1024x0_resize_q75_box.jpg 1024w" loading=lazy alt=wallace class=gallery-image data-flex-grow=101 data-flex-basis=243px></p><p><strong>注意每一层的进位信号只能接到下一层，不能接到上一层</strong></p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>compressor32</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>op1</span><span class=p>,</span><span class=n>op2</span><span class=p>,</span><span class=n>op3</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out1</span><span class=p>,</span><span class=n>out2</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>out1</span> <span class=o>=</span> <span class=n>op1</span><span class=o>^</span><span class=n>op2</span><span class=o>^</span><span class=n>op3</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>out2</span> <span class=o>=</span> <span class=p>(</span><span class=n>op1</span><span class=o>&amp;</span><span class=n>op2</span><span class=o>|</span><span class=n>op2</span><span class=o>&amp;</span><span class=n>op3</span><span class=o>|</span><span class=n>op3</span><span class=o>&amp;</span><span class=n>op1</span><span class=p>)</span><span class=o>&lt;&lt;</span><span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>同样也可以设计4-2压缩的华莱士树</p><h4 id=booth乘法器>booth乘法器</h4><p>如果遵循第一节的补码乘法算法，需要特地挑出第 N 个部分积，并使用补码减法操作，这就需要实现一个额外的状态机来控制，增加了硬件设计复杂度。 因此对补码乘法公式进行变换</p>$$
\begin{aligned}
Y&=-y_{7}\times 2^{7}+y_{6}\times 2^{6}+y_{5}\times 2^{5}+\ldots +y_{0}\times 2^{0}\\
&=\left( -y_7 \times 2^{7}+\left( y_{6}\times 2^{7}-y_{6}\times 2^{6}\right) +\left( y_{5}\times 2^{6}-y_{5}\times 2^{5}\right) +\ldots
+\left( y_1\times 2^{2}-y_1\times 2^{1}\right) +\left( y_{0}\times 2^1- y_{0}\times 2^{0}\right) +\left( 0\times 2^{0}\right) \right) \\
&=\left( y_{6}-y_{7}\right) \times 2^{7}+\left( y_{5}-y_{6}\right) \times 2^{6}+\ldots +\left( y_{0}-y_{1}\right) \times 2^{1}+
\left( y_{-1}-y_{0}\right) \times 2^{0}\end{aligned}
$$<p>其中$y_{-1}$取值为 0。 经过变换，公式变得更加规整，不再需要专门对最后一次部分积采用补码减法，更适合硬件实现。 这个新公式被称为 Booth 一位乘算法。</p><p>根据算法公式，很容易得出它的规则</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>$y_i$</th><th style=text-align:center>$y_{i-1}$</th><th style=text-align:center>操作</th></tr></thead><tbody><tr><td style=text-align:center>0</td><td style=text-align:center>0</td><td style=text-align:center>0</td></tr><tr><td style=text-align:center>0</td><td style=text-align:center>1</td><td style=text-align:center>$+[X]_补$</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>0</td><td style=text-align:center>$-[X]_补$</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>1</td><td style=text-align:center>0</td></tr></tbody></table></div><p>于是我们可以设计出booth一位乘</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>compressor32</span> <span class=p>(</span><span class=c1>//华莱士树32压缩
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>input</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>op1</span><span class=p>,</span><span class=n>op2</span><span class=p>,</span><span class=n>op3</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out1</span><span class=p>,</span><span class=n>out2</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>out1</span> <span class=o>=</span> <span class=n>op1</span><span class=o>^</span><span class=n>op2</span><span class=o>^</span><span class=n>op3</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>out2</span> <span class=o>=</span> <span class=p>(</span><span class=n>op1</span><span class=o>&amp;</span><span class=n>op2</span><span class=o>|</span><span class=n>op2</span><span class=o>&amp;</span><span class=n>op3</span><span class=o>|</span><span class=n>op3</span><span class=o>&amp;</span><span class=n>op1</span><span class=p>)</span><span class=o>&lt;&lt;</span><span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>mult_booth1</span> <span class=p>(</span><span class=c1>//booth一位乘
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>input</span> <span class=k>signed</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>op1</span><span class=p>,</span><span class=n>op2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=k>signed</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=k>signed</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>op1_ext</span> <span class=o>=</span> <span class=n>op1</span><span class=p>[</span><span class=mh>7</span><span class=p>]</span> <span class=o>?</span> <span class=p>{</span><span class=mh>8</span><span class=mb>&#39;b11111111</span><span class=p>,</span><span class=n>op1</span><span class=p>}</span> <span class=o>:</span> <span class=p>{</span><span class=mh>8</span><span class=mb>&#39;b0</span><span class=p>,</span><span class=n>op1</span><span class=p>};</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=k>signed</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>mult_buf</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>generate</span>
</span></span><span class=line><span class=cl>    <span class=k>genvar</span> <span class=n>i</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>for</span> <span class=p>(</span><span class=n>i</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span> <span class=n>i</span> <span class=o>&lt;</span> <span class=mh>8</span><span class=p>;</span> <span class=n>i</span> <span class=o>=</span> <span class=n>i</span> <span class=o>+</span> <span class=mh>1</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=k>if</span> <span class=p>(</span><span class=n>i</span> <span class=o>==</span> <span class=mh>0</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>            <span class=k>assign</span> <span class=n>mult_buf</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>=</span> <span class=n>op2</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span> <span class=o>?</span> <span class=o>-</span><span class=n>op1_ext</span> <span class=o>:</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>end</span> <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>            <span class=k>assign</span> <span class=n>mult_buf</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>=</span> <span class=n>op2</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>^</span> <span class=n>op2</span><span class=p>[</span><span class=n>i</span> <span class=o>-</span> <span class=mh>1</span><span class=p>]</span> <span class=o>?</span> <span class=p>(</span><span class=n>op2</span><span class=p>[</span><span class=n>i</span><span class=p>]</span> <span class=o>?</span> <span class=o>-</span><span class=n>op1_ext</span> <span class=o>:</span> <span class=n>op1_ext</span><span class=p>)</span> <span class=o>:</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>end</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>  
</span></span><span class=line><span class=cl><span class=k>endgenerate</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>wallace1_buf</span> <span class=p>[</span><span class=mh>11</span><span class=o>:</span><span class=mh>0</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>begin</span><span class=o>:</span><span class=n>wallace1</span>
</span></span><span class=line><span class=cl>    <span class=n>compressor32</span> <span class=n>wallace1_1</span><span class=p>(</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>0</span><span class=p>],</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>1</span><span class=p>,</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>2</span><span class=p>,</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>0</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>1</span><span class=p>]);</span>
</span></span><span class=line><span class=cl>    <span class=n>compressor32</span> <span class=n>wallace1_2</span><span class=p>(</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>3</span><span class=p>,</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>4</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>4</span><span class=p>,</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>5</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>5</span><span class=p>,</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>2</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>3</span><span class=p>]);</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>begin</span><span class=o>:</span><span class=n>wallace2</span>
</span></span><span class=line><span class=cl>    <span class=n>compressor32</span> <span class=n>wallace2_1</span><span class=p>(</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>0</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>1</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>2</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>4</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>5</span><span class=p>]);</span>
</span></span><span class=line><span class=cl>    <span class=n>compressor32</span> <span class=n>wallace2_2</span><span class=p>(</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>3</span><span class=p>],</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>6</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>6</span><span class=p>,</span><span class=n>mult_buf</span><span class=p>[</span><span class=mh>7</span><span class=p>]</span><span class=o>&lt;&lt;</span><span class=mh>7</span><span class=p>,</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>6</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>7</span><span class=p>]);</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>begin</span><span class=o>:</span><span class=n>wallace3</span>
</span></span><span class=line><span class=cl>    <span class=n>compressor32</span> <span class=n>wallace3</span><span class=p>(</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>4</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>5</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>6</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>8</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>9</span><span class=p>]);</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>begin</span><span class=o>:</span><span class=n>wallace4</span>
</span></span><span class=line><span class=cl>    <span class=n>compressor32</span> <span class=n>wallace4</span><span class=p>(</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>8</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>9</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>7</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>10</span><span class=p>],</span><span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>11</span><span class=p>]);</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>begin</span><span class=o>:</span><span class=n>adder</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>out</span> <span class=o>=</span> <span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>10</span><span class=p>]</span> <span class=o>+</span> <span class=n>wallace1_buf</span><span class=p>[</span><span class=mh>11</span><span class=p>];</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><p>在 Booth 一位乘算法中，为了计算 N 位的补码乘法, 依然需要 N-1 次加法。 而数据宽度较大的补码加法器面积大、电路延迟长，限制了硬件乘法器的计算速度，所以优化的第二个方面就是减少部分积的个数。重新对补码乘法公式进行变换，得到 Booth 两位乘算法。</p>$$
𝑌=(𝑦_5+𝑦_6−2𝑦_7 )×2^6+(𝑦_3+𝑦_4−2𝑦_5 )×2^4+⋯+(𝑦_{−1}+𝑦_0−2𝑦_1 )×2^0
$$<p>根据算法公式，很容易得出它的规则</p><div class=table-wrapper><table><thead><tr><th style=text-align:center>$y_{i+1}$</th><th style=text-align:center>$y_{i}$</th><th style=text-align:center>$y_{i-1}$</th><th>操作</th></tr></thead><tbody><tr><td style=text-align:center>0</td><td style=text-align:center>0</td><td style=text-align:center>0</td><td>0</td></tr><tr><td style=text-align:center>0</td><td style=text-align:center>0</td><td style=text-align:center>1</td><td>$+[X]_补$</td></tr><tr><td style=text-align:center>0</td><td style=text-align:center>1</td><td style=text-align:center>0</td><td>$+[X]_补$</td></tr><tr><td style=text-align:center>0</td><td style=text-align:center>1</td><td style=text-align:center>1</td><td>$+2[X]_补$</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>0</td><td style=text-align:center>0</td><td>$-2[X]_补$</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>0</td><td style=text-align:center>1</td><td>$-[X]_补$</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>1</td><td style=text-align:center>0</td><td>$-[X]_补$</td></tr><tr><td style=text-align:center>1</td><td style=text-align:center>1</td><td style=text-align:center>1</td><td>0</td></tr></tbody></table></div><p><em>于是你们就可以设计一个8位booth二位乘乘法器了</em></p><blockquote><p>本章你要学会的</p><ul><li><input disabled type=checkbox> 补码乘法</li><li><input disabled type=checkbox> 并行化优化思路</li></ul><p>一些参考资料</p><ul><li>《计算机体系结构基础》胡伟武 p196-206</li><li>《CPU设计实战》p140-146</li><li><a class=link href=https://zhuanlan.zhihu.com/p/127164011 target=_blank rel=noopener>乘法器的布斯算法原理与VERILOG实现 - 知乎 (zhihu.com)</a></li><li><a class=link href=https://zhuanlan.zhihu.com/p/291239777 target=_blank rel=noopener>八位“Booth二位乘算法”乘法器 - 知乎 (zhihu.com)</a></li></ul></blockquote><h3 id=除法器>除法器</h3><p>符号解释：</p><ul><li>$N$ = numerator (dividend)，分子，被除数</li><li>$D$ = denominator (divisor)，分母，除数</li><li>$Q$ = quotient，商</li><li>$R$ = Remainder，余数</li></ul><h4 id=循环相减法>循环相减法</h4><p>最简单粗暴的法子，减到没法减。</p><p>其伪代码如下</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>R :<span class=o>=</span> N
</span></span><span class=line><span class=cl>Q :<span class=o>=</span> <span class=m>0</span>
</span></span><span class=line><span class=cl><span class=k>while</span> R ≥ D <span class=k>do</span>
</span></span><span class=line><span class=cl>  R :<span class=o>=</span> R − D
</span></span><span class=line><span class=cl>  Q :<span class=o>=</span> Q + <span class=m>1</span>
</span></span><span class=line><span class=cl>end
</span></span><span class=line><span class=cl><span class=k>return</span> <span class=o>(</span>Q,R<span class=o>)</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=慢速算法迭代>慢速算法（迭代）</h4><p>以下恢复余数法、非恢复余数法、SRT算法均是慢速算法，其共同点为通过循环等式，对余数R进行迭代：</p>$$
R_{j+1} = B \times R_j - q_{n-(j+1)} \times D
$$<p>其中：</p><ul><li>$R_j$ 是第 $j$ 个部分余数，$R$ = $R_n$ ，$N$ = $R_0$</li><li>$B$ 是基，在二进制中，为2</li><li>$q_{n−(j+1)}$ 是商的第 $n−(j+1)$ 位，例如第1次迭代（j=0）产生 $q_{n−1}$ ，商的最高位</li><li>$n$ 是商的位数</li><li>$D$ 是除数</li></ul>$$
\begin{aligned}
R &= R_n = 2R_{n-1}-q_0D = 2R_{n-2}-2^1q_1D-q_0D = \cdots \\
&= 2^nN - 2^{n-1}q_{n-1}D - \cdots -2^1q_1D - q_0D \\
&= 2^nN-QD
\end{aligned}
$$<p>注意要将N（被除数）左移n位</p><h4 id=恢复余数法>恢复余数法</h4><p>恢复余数法无法直接用于与有符号数，对于有符号数需要先转换为无符号数，然后根据除数与被除数的符号判断商与余数的符号。</p><p>其算法核心是在每次迭代时都假定$q$为1，计算出下一个部分和。然后判断该部分和的正负性，如果为正则假定正确，即该位商为1；如果为负则假定不正确，即该位商为0，且将部分余数恢复为正（即将减去的除数加回去）。</p><p>算法伪代码如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>R :<span class=o>=</span> N
</span></span><span class=line><span class=cl>D :<span class=o>=</span> D <span class=s>&lt;&lt; n            -- R和D需要两倍位宽
</span></span></span><span class=line><span class=cl><span class=s>for i := n</span> − <span class=m>1</span> .. <span class=m>0</span> <span class=k>do</span> 
</span></span><span class=line><span class=cl>  R :<span class=o>=</span> <span class=m>2</span> * R − D
</span></span><span class=line><span class=cl>  <span class=k>if</span> R &gt;<span class=o>=</span> <span class=m>0</span> <span class=k>then</span>
</span></span><span class=line><span class=cl>    q<span class=o>(</span>i<span class=o>)</span> :<span class=o>=</span> <span class=m>1</span>          -- 该位商为 <span class=m>1</span>
</span></span><span class=line><span class=cl>  <span class=k>else</span>
</span></span><span class=line><span class=cl>    q<span class=o>(</span>i<span class=o>)</span> :<span class=o>=</span> <span class=m>0</span>          -- 该位商为 <span class=m>0</span>
</span></span><span class=line><span class=cl>    R :<span class=o>=</span> R + D         -- 将部分余数恢复为正
</span></span><span class=line><span class=cl>  end
</span></span><span class=line><span class=cl>end
</span></span></code></pre></td></tr></table></div></div><h4 id=非恢复余数法>非恢复余数法</h4><p>在非恢复余数法中，使用<code>{-1,1}</code>替代<code>{0,1}</code>，同时去除恢复余数的冗杂步骤，根据该位商情况迭代不同的。</p><blockquote><p>$-3 = (-1)(1)(1)(-1) = -2^3 + 2^2 + 2^1 - 2^0$</p></blockquote><p>算法伪代码如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>R :<span class=o>=</span> N
</span></span><span class=line><span class=cl>D :<span class=o>=</span> D <span class=s>&lt;&lt; n            -- R和D需要两倍位宽
</span></span></span><span class=line><span class=cl><span class=s>for i = n</span> − <span class=m>1</span> .. <span class=m>0</span> <span class=k>do</span>
</span></span><span class=line><span class=cl>  <span class=k>if</span> R &gt;<span class=o>=</span> <span class=m>0</span> <span class=k>then</span>
</span></span><span class=line><span class=cl>    q<span class=o>(</span>i<span class=o>)</span> :<span class=o>=</span> + <span class=m>1</span>
</span></span><span class=line><span class=cl>    R :<span class=o>=</span> <span class=m>2</span> * R − D
</span></span><span class=line><span class=cl>  <span class=k>else</span>
</span></span><span class=line><span class=cl>    q<span class=o>(</span>i<span class=o>)</span> :<span class=o>=</span> − <span class=m>1</span>
</span></span><span class=line><span class=cl>    R :<span class=o>=</span> <span class=m>2</span> * R + D
</span></span><span class=line><span class=cl>  end
</span></span><span class=line><span class=cl>end
</span></span></code></pre></td></tr></table></div></div><h5 id=on-the-fly算法><strong>On-The-Fly算法</strong></h5><p>由于非恢复余数法中的商出现了负数，直接得出的商是非标准形式的，我们需要把非标准形式的商在算法的最后一步转换为标准形式，但是它需要耗费额外的延迟以及芯片面积。</p><p>On-the-fly转换是为了获得实时的转换结果而设计的，它仅仅使用2个Flip-Flop和一些简单的组合逻辑就可以完成转换过程。</p><p>Q的值在每次迭代中的更新公式为：</p>$$
Q_{j+1} = Q_j + q_{j+1}r^{-(j+1)}
$$<p>在存在负数的商位的情况下：</p>$$
Q_{j+1} =
\left\{\begin{matrix}
Q_j + q_{j+1}r^{-(j+1)} & , q_{j+1} \ge 0\\
Q_j - r^{-j} + (r-\left | q_{j+1} \right | )r^{-(j+1)} & , q_{j+1} < 0
\end{matrix}\right.
$$<p>该更新公式有一个缺点，需要做减法，进位的传播会使电路变得很慢，因此我们定义另一个寄存器$QM_{j+1} = Q_j - r^{-j}$。于是减法操作可替换为对寄存器 QM 进行采样。</p><p>此时两个寄存器的更新公式为：</p>$$
Q_{j+1} =
\left\{\begin{matrix}
Q_j + q_{j+1}r^{-(j+1)} & , q_{j+1} \ge 0\\
QM_j + (r-\left | q_{j+1} \right | )r^{-(j+1)} & , q_{j+1} < 0
\end{matrix}\right.
$$
$$
QM_{j+1} =
\left\{\begin{matrix}
Q_j + q_{j+1}r^{-(j+1)} & , q_{j+1} > 0\\
QM_j + (r-\left | (r-1)-q_{j+1} \right | )r^{-(j+1)} & , q_{j+1} \le 0
\end{matrix}\right.
$$<p>初始化条件为：</p>$$
Q = QM =
\left\{\begin{matrix}
全0 & , 商为正\\
全1  & , 商为负
\end{matrix}\right.
$$<blockquote><p>一些参考资料</p><ul><li><a class=link href=https://www.cnblogs.com/devindd/articles/17633558.html#fnref1 target=_blank rel=noopener>硬件除法专题-SRT除法 - devindd - 博客园</a></li><li><a class=link href=https://zhuanlan.zhihu.com/p/550913605 target=_blank rel=noopener>SRT除法的一些理解 - 知乎</a></li><li><a class=link href=https://blog.csdn.net/lum250/article/details/125111667 target=_blank rel=noopener>除法器的实现（恢复余数、不恢复余数、级数展开、Newton-Raphson）_恢复余数除法器-CSDN博客</a></li></ul></blockquote><h3 id=类sram-axi转接桥>类SRAM-AXI转接桥</h3><p>龙芯杯团队赛中曾经提供的一个转接桥参考，效率偏低，且不支持burst传输。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>  1
</span><span class=lnt>  2
</span><span class=lnt>  3
</span><span class=lnt>  4
</span><span class=lnt>  5
</span><span class=lnt>  6
</span><span class=lnt>  7
</span><span class=lnt>  8
</span><span class=lnt>  9
</span><span class=lnt> 10
</span><span class=lnt> 11
</span><span class=lnt> 12
</span><span class=lnt> 13
</span><span class=lnt> 14
</span><span class=lnt> 15
</span><span class=lnt> 16
</span><span class=lnt> 17
</span><span class=lnt> 18
</span><span class=lnt> 19
</span><span class=lnt> 20
</span><span class=lnt> 21
</span><span class=lnt> 22
</span><span class=lnt> 23
</span><span class=lnt> 24
</span><span class=lnt> 25
</span><span class=lnt> 26
</span><span class=lnt> 27
</span><span class=lnt> 28
</span><span class=lnt> 29
</span><span class=lnt> 30
</span><span class=lnt> 31
</span><span class=lnt> 32
</span><span class=lnt> 33
</span><span class=lnt> 34
</span><span class=lnt> 35
</span><span class=lnt> 36
</span><span class=lnt> 37
</span><span class=lnt> 38
</span><span class=lnt> 39
</span><span class=lnt> 40
</span><span class=lnt> 41
</span><span class=lnt> 42
</span><span class=lnt> 43
</span><span class=lnt> 44
</span><span class=lnt> 45
</span><span class=lnt> 46
</span><span class=lnt> 47
</span><span class=lnt> 48
</span><span class=lnt> 49
</span><span class=lnt> 50
</span><span class=lnt> 51
</span><span class=lnt> 52
</span><span class=lnt> 53
</span><span class=lnt> 54
</span><span class=lnt> 55
</span><span class=lnt> 56
</span><span class=lnt> 57
</span><span class=lnt> 58
</span><span class=lnt> 59
</span><span class=lnt> 60
</span><span class=lnt> 61
</span><span class=lnt> 62
</span><span class=lnt> 63
</span><span class=lnt> 64
</span><span class=lnt> 65
</span><span class=lnt> 66
</span><span class=lnt> 67
</span><span class=lnt> 68
</span><span class=lnt> 69
</span><span class=lnt> 70
</span><span class=lnt> 71
</span><span class=lnt> 72
</span><span class=lnt> 73
</span><span class=lnt> 74
</span><span class=lnt> 75
</span><span class=lnt> 76
</span><span class=lnt> 77
</span><span class=lnt> 78
</span><span class=lnt> 79
</span><span class=lnt> 80
</span><span class=lnt> 81
</span><span class=lnt> 82
</span><span class=lnt> 83
</span><span class=lnt> 84
</span><span class=lnt> 85
</span><span class=lnt> 86
</span><span class=lnt> 87
</span><span class=lnt> 88
</span><span class=lnt> 89
</span><span class=lnt> 90
</span><span class=lnt> 91
</span><span class=lnt> 92
</span><span class=lnt> 93
</span><span class=lnt> 94
</span><span class=lnt> 95
</span><span class=lnt> 96
</span><span class=lnt> 97
</span><span class=lnt> 98
</span><span class=lnt> 99
</span><span class=lnt>100
</span><span class=lnt>101
</span><span class=lnt>102
</span><span class=lnt>103
</span><span class=lnt>104
</span><span class=lnt>105
</span><span class=lnt>106
</span><span class=lnt>107
</span><span class=lnt>108
</span><span class=lnt>109
</span><span class=lnt>110
</span><span class=lnt>111
</span><span class=lnt>112
</span><span class=lnt>113
</span><span class=lnt>114
</span><span class=lnt>115
</span><span class=lnt>116
</span><span class=lnt>117
</span><span class=lnt>118
</span><span class=lnt>119
</span><span class=lnt>120
</span><span class=lnt>121
</span><span class=lnt>122
</span><span class=lnt>123
</span><span class=lnt>124
</span><span class=lnt>125
</span><span class=lnt>126
</span><span class=lnt>127
</span><span class=lnt>128
</span><span class=lnt>129
</span><span class=lnt>130
</span><span class=lnt>131
</span><span class=lnt>132
</span><span class=lnt>133
</span><span class=lnt>134
</span><span class=lnt>135
</span><span class=lnt>136
</span><span class=lnt>137
</span><span class=lnt>138
</span><span class=lnt>139
</span><span class=lnt>140
</span><span class=lnt>141
</span><span class=lnt>142
</span><span class=lnt>143
</span><span class=lnt>144
</span><span class=lnt>145
</span><span class=lnt>146
</span><span class=lnt>147
</span><span class=lnt>148
</span><span class=lnt>149
</span><span class=lnt>150
</span><span class=lnt>151
</span><span class=lnt>152
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>cpu_axi_interface</span>
</span></span><span class=line><span class=cl><span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>clk</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>resetn</span><span class=p>,</span> 
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=c1>//inst sram-like 
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>input</span>         <span class=n>inst_req</span>     <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>inst_wr</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>inst_size</span>    <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>inst_addr</span>    <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>inst_wdata</span>   <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>inst_rdata</span>   <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>inst_addr_ok</span> <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>inst_data_ok</span> <span class=p>,</span>
</span></span><span class=line><span class=cl>    
</span></span><span class=line><span class=cl>    <span class=c1>//data sram-like 
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>input</span>         <span class=n>data_req</span>     <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>data_wr</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_size</span>    <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_addr</span>    <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_wdata</span>   <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_rdata</span>   <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>data_addr_ok</span> <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>data_data_ok</span> <span class=p>,</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=c1>//axi
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=c1>//ar
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arid</span>         <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>araddr</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arlen</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>2</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arsize</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arburst</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arlock</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arcache</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>2</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>arprot</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>arvalid</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>arready</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=c1>//r           
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>input</span>  <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>rid</span>          <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>rdata</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>rresp</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>rlast</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>rvalid</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>rready</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=c1>//aw          
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awid</span>         <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awaddr</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>7</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awlen</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>2</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awsize</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awburst</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awlock</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awcache</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>2</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>awprot</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>awvalid</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>awready</span>      <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=c1>//w          
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>wid</span>          <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>wdata</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>wstrb</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>wlast</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>wvalid</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>wready</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=c1>//b           
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>input</span>  <span class=p>[</span><span class=mh>3</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>bid</span>          <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>bresp</span>        <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>         <span class=n>bvalid</span>       <span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span>        <span class=n>bready</span>       
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=c1>//addr
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>reg</span> <span class=n>do_req</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=n>do_req_or</span><span class=p>;</span> <span class=c1>//req is inst or data;1:data,0:inst
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>reg</span>        <span class=n>do_wr_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=p>[</span><span class=mh>1</span> <span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>do_size_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>do_addr_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>do_wdata_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=n>data_back</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>inst_addr_ok</span> <span class=o>=</span> <span class=o>!</span><span class=n>do_req</span><span class=o>&amp;&amp;!</span><span class=n>data_req</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>data_addr_ok</span> <span class=o>=</span> <span class=o>!</span><span class=n>do_req</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>do_req</span>     <span class=o>&lt;=</span> <span class=o>!</span><span class=n>resetn</span>                       <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span> 
</span></span><span class=line><span class=cl>                  <span class=p>(</span><span class=n>inst_req</span><span class=o>||</span><span class=n>data_req</span><span class=p>)</span><span class=o>&amp;&amp;!</span><span class=n>do_req</span> <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b1</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                  <span class=n>data_back</span>                     <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span> <span class=n>do_req</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>do_req_or</span>  <span class=o>&lt;=</span> <span class=o>!</span><span class=n>resetn</span> <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span> 
</span></span><span class=line><span class=cl>                  <span class=o>!</span><span class=n>do_req</span> <span class=o>?</span> <span class=n>data_req</span> <span class=o>:</span> <span class=n>do_req_or</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=n>do_wr_r</span>    <span class=o>&lt;=</span> <span class=n>data_req</span><span class=o>&amp;&amp;</span><span class=n>data_addr_ok</span> <span class=o>?</span> <span class=n>data_wr</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                  <span class=n>inst_req</span><span class=o>&amp;&amp;</span><span class=n>inst_addr_ok</span> <span class=o>?</span> <span class=n>inst_wr</span> <span class=o>:</span> <span class=n>do_wr_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>do_size_r</span>  <span class=o>&lt;=</span> <span class=n>data_req</span><span class=o>&amp;&amp;</span><span class=n>data_addr_ok</span> <span class=o>?</span> <span class=n>data_size</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                  <span class=n>inst_req</span><span class=o>&amp;&amp;</span><span class=n>inst_addr_ok</span> <span class=o>?</span> <span class=n>inst_size</span> <span class=o>:</span> <span class=n>do_size_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>do_addr_r</span>  <span class=o>&lt;=</span> <span class=n>data_req</span><span class=o>&amp;&amp;</span><span class=n>data_addr_ok</span> <span class=o>?</span> <span class=n>data_addr</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                  <span class=n>inst_req</span><span class=o>&amp;&amp;</span><span class=n>inst_addr_ok</span> <span class=o>?</span> <span class=n>inst_addr</span> <span class=o>:</span> <span class=n>do_addr_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>do_wdata_r</span> <span class=o>&lt;=</span> <span class=n>data_req</span><span class=o>&amp;&amp;</span><span class=n>data_addr_ok</span> <span class=o>?</span> <span class=n>data_wdata</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                  <span class=n>inst_req</span><span class=o>&amp;&amp;</span><span class=n>inst_addr_ok</span> <span class=o>?</span> <span class=n>inst_wdata</span> <span class=o>:</span><span class=n>do_wdata_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c1>//inst sram-like
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>inst_data_ok</span> <span class=o>=</span> <span class=n>do_req</span><span class=o>&amp;&amp;!</span><span class=n>do_req_or</span><span class=o>&amp;&amp;</span><span class=n>data_back</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>data_data_ok</span> <span class=o>=</span> <span class=n>do_req</span><span class=o>&amp;&amp;</span> <span class=n>do_req_or</span><span class=o>&amp;&amp;</span><span class=n>data_back</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>inst_rdata</span>   <span class=o>=</span> <span class=n>rdata</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>data_rdata</span>   <span class=o>=</span> <span class=n>rdata</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c1>//---axi
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>reg</span> <span class=n>addr_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>reg</span> <span class=n>wdata_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>data_back</span> <span class=o>=</span> <span class=n>addr_rcv</span> <span class=o>&amp;&amp;</span> <span class=p>(</span><span class=n>rvalid</span><span class=o>&amp;&amp;</span><span class=n>rready</span><span class=o>||</span><span class=n>bvalid</span><span class=o>&amp;&amp;</span><span class=n>bready</span><span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>addr_rcv</span>  <span class=o>&lt;=</span> <span class=o>!</span><span class=n>resetn</span>          <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                 <span class=n>arvalid</span><span class=o>&amp;&amp;</span><span class=n>arready</span> <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b1</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                 <span class=n>awvalid</span><span class=o>&amp;&amp;</span><span class=n>awready</span> <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b1</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                 <span class=n>data_back</span>        <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span> <span class=n>addr_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>wdata_rcv</span> <span class=o>&lt;=</span> <span class=o>!</span><span class=n>resetn</span>        <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                 <span class=n>wvalid</span><span class=o>&amp;&amp;</span><span class=n>wready</span> <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b1</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                 <span class=n>data_back</span>      <span class=o>?</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=o>:</span> <span class=n>wdata_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span><span class=line><span class=cl><span class=c1>//ar
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>arid</span>    <span class=o>=</span> <span class=n>data_req</span><span class=o>?</span><span class=mh>4</span><span class=mb>&#39;b0001</span><span class=o>:</span><span class=mh>4</span><span class=mb>&#39;b0000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>araddr</span>  <span class=o>=</span> <span class=n>do_addr_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arlen</span>   <span class=o>=</span> <span class=mh>8</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arsize</span>  <span class=o>=</span> <span class=n>do_size_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arburst</span> <span class=o>=</span> <span class=mh>2</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arlock</span>  <span class=o>=</span> <span class=mh>2</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arcache</span> <span class=o>=</span> <span class=mh>4</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arprot</span>  <span class=o>=</span> <span class=mh>3</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>arvalid</span> <span class=o>=</span> <span class=n>do_req</span><span class=o>&amp;&amp;!</span><span class=n>do_wr_r</span><span class=o>&amp;&amp;!</span><span class=n>addr_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=c1>//r
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>rready</span>  <span class=o>=</span> <span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c1>//aw
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>awid</span>    <span class=o>=</span> <span class=mh>4</span><span class=mi>&#39;d0001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awaddr</span>  <span class=o>=</span> <span class=n>do_addr_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awlen</span>   <span class=o>=</span> <span class=mh>8</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awsize</span>  <span class=o>=</span> <span class=n>do_size_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awburst</span> <span class=o>=</span> <span class=mh>2</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awlock</span>  <span class=o>=</span> <span class=mh>2</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awcache</span> <span class=o>=</span> <span class=mh>4</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awprot</span>  <span class=o>=</span> <span class=mh>3</span><span class=mi>&#39;d0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>awvalid</span> <span class=o>=</span> <span class=n>do_req</span><span class=o>&amp;&amp;</span><span class=n>do_wr_r</span><span class=o>&amp;&amp;!</span><span class=n>addr_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=c1>//w
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>wid</span>    <span class=o>=</span> <span class=mh>4</span><span class=mi>&#39;d0001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>wdata</span>  <span class=o>=</span> <span class=n>do_wdata_r</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>wstrb</span>  <span class=o>=</span> <span class=n>do_size_r</span><span class=o>==</span><span class=mh>2</span><span class=mi>&#39;d0</span> <span class=o>?</span> <span class=mh>4</span><span class=mb>&#39;b0001</span><span class=o>&lt;&lt;</span><span class=n>do_addr_r</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>:</span>
</span></span><span class=line><span class=cl>                <span class=n>do_size_r</span><span class=o>==</span><span class=mh>2</span><span class=mi>&#39;d1</span> <span class=o>?</span> <span class=mh>4</span><span class=mb>&#39;b0011</span><span class=o>&lt;&lt;</span><span class=n>do_addr_r</span><span class=p>[</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>:</span> <span class=mh>4</span><span class=mb>&#39;b1111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>wlast</span>  <span class=o>=</span> <span class=mh>1</span><span class=mi>&#39;d1</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>wvalid</span> <span class=o>=</span> <span class=n>do_req</span><span class=o>&amp;&amp;</span><span class=n>do_wr_r</span><span class=o>&amp;&amp;!</span><span class=n>wdata_rcv</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=c1>//b
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>assign</span> <span class=n>bready</span>  <span class=o>=</span> <span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div></section><footer class=article-footer><section class=article-tags><a href=/tags/verilog/>Verilog</a>
<a href=/tags/vivado/>Vivado</a></section><section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section><section class=article-lastmod><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<span>最后更新于 Feb 14, 2025 00:00 UTC</span></section></footer></article><aside class=related-content--wrapper><h2 class=section-title>相关文章</h2><div class=related-content><div class="flex article-list--tile"><article><a href=/p/debug%E6%96%B9%E6%B3%95%E6%A6%82%E8%AE%BA/><div class=article-details><h2 class=article-title>Debug方法概论</h2></div></a></article><article><a href=/p/%E5%8A%9F%E8%83%BD%E6%B5%8B%E8%AF%95/><div class=article-details><h2 class=article-title>功能测试</h2></div></a></article><article><a href=/p/verilog-%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86/><div class=article-details><h2 class=article-title>Verilog 基础知识</h2></div></a></article><article><a href=/p/vivado-2023.2%E5%AE%89%E8%A3%85/><div class=article-details><h2 class=article-title>vivado 2023.2安装</h2></div></a></article><article><a href=/p/os-week2-get-started-with-rust/><div class=article-details><h2 class=article-title>[OS Week2] Get started with Rust</h2></div></a></article></div></div></aside><script src=https://giscus.app/client.js data-repo=Loongson-neuq/blog data-repo-id=R_kgDOM20epQ data-category=Giscus data-category-id=DIC_kwDOM20epc4CixXm data-mapping=pathname data-strict=0 data-reactions-enabled=1 data-emit-metadata=0 data-input-position=top data-theme=preferred_color_scheme data-lang=zh-CN data-loading crossorigin=anonymous async></script><script>function setGiscusTheme(e){let t=document.querySelector("iframe.giscus-frame");t&&t.contentWindow.postMessage({giscus:{setConfig:{theme:e}}},"https://giscus.app")}(function(){addEventListener("message",t=>{if(event.origin!=="https://giscus.app")return;e()}),window.addEventListener("onColorSchemeChange",e);function e(){setGiscusTheme(document.documentElement.dataset.scheme==="light"?"preferred_color_scheme":"preferred_color_scheme")}})()</script><footer class=site-footer><section class=copyright>&copy;
2024 -
2025 NEUQ 龙芯实验室博客</section><section class=powerby>使用 <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a> 构建<br>主题 <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.30.0>Stack</a></b> 由 <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a> 设计</section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.1e9a3bafd846ced4c345d084b355fb8c7bae75701c338f8a1f8a82c780137826.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>