command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4256065	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_op_neg_1.c								
ANR	4256066	Function	gen_op_neg	1:0:0:917							
ANR	4256067	FunctionDef	"gen_op_neg (DisasContext * ctx , TCGv ret , TCGv arg1 , int ov_check)"		4256066	0					
ANR	4256068	CompoundStatement		3:0:93:917	4256066	0					
ANR	4256069	IdentifierDeclStatement	"int l1 , l2 ;"	5:4:100:110	4256066	0	True				
ANR	4256070	IdentifierDecl	l1		4256066	0					
ANR	4256071	IdentifierDeclType	int		4256066	0					
ANR	4256072	Identifier	l1		4256066	1					
ANR	4256073	IdentifierDecl	l2		4256066	1					
ANR	4256074	IdentifierDeclType	int		4256066	0					
ANR	4256075	Identifier	l2		4256066	1					
ANR	4256076	ExpressionStatement	l1 = gen_new_label ( )	9:4:119:139	4256066	1	True				
ANR	4256077	AssignmentExpression	l1 = gen_new_label ( )		4256066	0		=			
ANR	4256078	Identifier	l1		4256066	0					
ANR	4256079	CallExpression	gen_new_label ( )		4256066	1					
ANR	4256080	Callee	gen_new_label		4256066	0					
ANR	4256081	Identifier	gen_new_label		4256066	0					
ANR	4256082	ArgumentList			4256066	1					
ANR	4256083	ExpressionStatement	l2 = gen_new_label ( )	11:4:146:166	4256066	2	True				
ANR	4256084	AssignmentExpression	l2 = gen_new_label ( )		4256066	0		=			
ANR	4256085	Identifier	l2		4256066	0					
ANR	4256086	CallExpression	gen_new_label ( )		4256066	1					
ANR	4256087	Callee	gen_new_label		4256066	0					
ANR	4256088	Identifier	gen_new_label		4256066	0					
ANR	4256089	ArgumentList			4256066	1					
ANR	4256090	IfStatement	if ( ctx -> sf_mode )		4256066	3					
ANR	4256091	Condition	ctx -> sf_mode	15:8:204:215	4256066	0	True				
ANR	4256092	PtrMemberAccess	ctx -> sf_mode		4256066	0					
ANR	4256093	Identifier	ctx		4256066	0					
ANR	4256094	Identifier	sf_mode		4256066	1					
ANR	4256095	CompoundStatement		13:22:124:124	4256066	1					
ANR	4256096	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , arg1 , INT64_MIN , l1 )"	17:8:229:281	4256066	0	True				
ANR	4256097	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , arg1 , INT64_MIN , l1 )"		4256066	0					
ANR	4256098	Callee	tcg_gen_brcondi_tl		4256066	0					
ANR	4256099	Identifier	tcg_gen_brcondi_tl		4256066	0					
ANR	4256100	ArgumentList	TCG_COND_EQ		4256066	1					
ANR	4256101	Argument	TCG_COND_EQ		4256066	0					
ANR	4256102	Identifier	TCG_COND_EQ		4256066	0					
ANR	4256103	Argument	arg1		4256066	1					
ANR	4256104	Identifier	arg1		4256066	0					
ANR	4256105	Argument	INT64_MIN		4256066	2					
ANR	4256106	Identifier	INT64_MIN		4256066	0					
ANR	4256107	Argument	l1		4256066	3					
ANR	4256108	Identifier	l1		4256066	0					
ANR	4256109	ElseStatement	else		4256066	0					
ANR	4256110	CompoundStatement		19:8:212:247	4256066	0					
ANR	4256111	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( TCG_TYPE_TL ) ;	21:8:306:341	4256066	0	True				
ANR	4256112	IdentifierDecl	t0 = tcg_temp_new ( TCG_TYPE_TL )		4256066	0					
ANR	4256113	IdentifierDeclType	TCGv		4256066	0					
ANR	4256114	Identifier	t0		4256066	1					
ANR	4256115	AssignmentExpression	t0 = tcg_temp_new ( TCG_TYPE_TL )		4256066	2		=			
ANR	4256116	Identifier	t0		4256066	0					
ANR	4256117	CallExpression	tcg_temp_new ( TCG_TYPE_TL )		4256066	1					
ANR	4256118	Callee	tcg_temp_new		4256066	0					
ANR	4256119	Identifier	tcg_temp_new		4256066	0					
ANR	4256120	ArgumentList	TCG_TYPE_TL		4256066	1					
ANR	4256121	Argument	TCG_TYPE_TL		4256066	0					
ANR	4256122	Identifier	TCG_TYPE_TL		4256066	0					
ANR	4256123	ExpressionStatement	"tcg_gen_ext32s_tl ( t0 , arg1 )"	23:1:345:372	4256066	1	True				
ANR	4256124	CallExpression	"tcg_gen_ext32s_tl ( t0 , arg1 )"		4256066	0					
ANR	4256125	Callee	tcg_gen_ext32s_tl		4256066	0					
ANR	4256126	Identifier	tcg_gen_ext32s_tl		4256066	0					
ANR	4256127	ArgumentList	t0		4256066	1					
ANR	4256128	Argument	t0		4256066	0					
ANR	4256129	Identifier	t0		4256066	0					
ANR	4256130	Argument	arg1		4256066	1					
ANR	4256131	Identifier	arg1		4256066	0					
ANR	4256132	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , INT32_MIN , l1 )"	25:8:383:433	4256066	2	True				
ANR	4256133	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , INT32_MIN , l1 )"		4256066	0					
ANR	4256134	Callee	tcg_gen_brcondi_tl		4256066	0					
ANR	4256135	Identifier	tcg_gen_brcondi_tl		4256066	0					
ANR	4256136	ArgumentList	TCG_COND_EQ		4256066	1					
ANR	4256137	Argument	TCG_COND_EQ		4256066	0					
ANR	4256138	Identifier	TCG_COND_EQ		4256066	0					
ANR	4256139	Argument	t0		4256066	1					
ANR	4256140	Identifier	t0		4256066	0					
ANR	4256141	Argument	INT32_MIN		4256066	2					
ANR	4256142	Identifier	INT32_MIN		4256066	0					
ANR	4256143	Argument	l1		4256066	3					
ANR	4256144	Identifier	l1		4256066	0					
ANR	4256145	ExpressionStatement	"tcg_gen_neg_tl ( ret , arg1 )"	35:4:525:550	4256066	4	True				
ANR	4256146	CallExpression	"tcg_gen_neg_tl ( ret , arg1 )"		4256066	0					
ANR	4256147	Callee	tcg_gen_neg_tl		4256066	0					
ANR	4256148	Identifier	tcg_gen_neg_tl		4256066	0					
ANR	4256149	ArgumentList	ret		4256066	1					
ANR	4256150	Argument	ret		4256066	0					
ANR	4256151	Identifier	ret		4256066	0					
ANR	4256152	Argument	arg1		4256066	1					
ANR	4256153	Identifier	arg1		4256066	0					
ANR	4256154	IfStatement	if ( ov_check )		4256066	5					
ANR	4256155	Condition	ov_check	37:8:561:568	4256066	0	True				
ANR	4256156	Identifier	ov_check		4256066	0					
ANR	4256157	CompoundStatement		35:18:477:477	4256066	1					
ANR	4256158	ExpressionStatement	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_OV ) )"	39:8:582:631	4256066	0	True				
ANR	4256159	CallExpression	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_OV ) )"		4256066	0					
ANR	4256160	Callee	tcg_gen_andi_tl		4256066	0					
ANR	4256161	Identifier	tcg_gen_andi_tl		4256066	0					
ANR	4256162	ArgumentList	cpu_xer		4256066	1					
ANR	4256163	Argument	cpu_xer		4256066	0					
ANR	4256164	Identifier	cpu_xer		4256066	0					
ANR	4256165	Argument	cpu_xer		4256066	1					
ANR	4256166	Identifier	cpu_xer		4256066	0					
ANR	4256167	Argument	~ ( 1 << XER_OV )		4256066	2					
ANR	4256168	UnaryOperationExpression	~ ( 1 << XER_OV )		4256066	0					
ANR	4256169	UnaryOperator	~		4256066	0					
ANR	4256170	ShiftExpression	1 << XER_OV		4256066	1		<<			
ANR	4256171	PrimaryExpression	1		4256066	0					
ANR	4256172	Identifier	XER_OV		4256066	1					
ANR	4256173	ExpressionStatement	tcg_gen_br ( l2 )	43:4:645:659	4256066	6	True				
ANR	4256174	CallExpression	tcg_gen_br ( l2 )		4256066	0					
ANR	4256175	Callee	tcg_gen_br		4256066	0					
ANR	4256176	Identifier	tcg_gen_br		4256066	0					
ANR	4256177	ArgumentList	l2		4256066	1					
ANR	4256178	Argument	l2		4256066	0					
ANR	4256179	Identifier	l2		4256066	0					
ANR	4256180	ExpressionStatement	gen_set_label ( l1 )	45:4:666:683	4256066	7	True				
ANR	4256181	CallExpression	gen_set_label ( l1 )		4256066	0					
ANR	4256182	Callee	gen_set_label		4256066	0					
ANR	4256183	Identifier	gen_set_label		4256066	0					
ANR	4256184	ArgumentList	l1		4256066	1					
ANR	4256185	Argument	l1		4256066	0					
ANR	4256186	Identifier	l1		4256066	0					
ANR	4256187	ExpressionStatement	"tcg_gen_mov_tl ( ret , arg1 )"	47:4:690:715	4256066	8	True				
ANR	4256188	CallExpression	"tcg_gen_mov_tl ( ret , arg1 )"		4256066	0					
ANR	4256189	Callee	tcg_gen_mov_tl		4256066	0					
ANR	4256190	Identifier	tcg_gen_mov_tl		4256066	0					
ANR	4256191	ArgumentList	ret		4256066	1					
ANR	4256192	Argument	ret		4256066	0					
ANR	4256193	Identifier	ret		4256066	0					
ANR	4256194	Argument	arg1		4256066	1					
ANR	4256195	Identifier	arg1		4256066	0					
ANR	4256196	IfStatement	if ( ov_check )		4256066	9					
ANR	4256197	Condition	ov_check	49:8:726:733	4256066	0	True				
ANR	4256198	Identifier	ov_check		4256066	0					
ANR	4256199	CompoundStatement		47:18:642:642	4256066	1					
ANR	4256200	ExpressionStatement	"tcg_gen_ori_tl ( cpu_xer , cpu_xer , ( 1 << XER_OV ) | ( 1 << XER_SO ) )"	51:8:747:810	4256066	0	True				
ANR	4256201	CallExpression	"tcg_gen_ori_tl ( cpu_xer , cpu_xer , ( 1 << XER_OV ) | ( 1 << XER_SO ) )"		4256066	0					
ANR	4256202	Callee	tcg_gen_ori_tl		4256066	0					
ANR	4256203	Identifier	tcg_gen_ori_tl		4256066	0					
ANR	4256204	ArgumentList	cpu_xer		4256066	1					
ANR	4256205	Argument	cpu_xer		4256066	0					
ANR	4256206	Identifier	cpu_xer		4256066	0					
ANR	4256207	Argument	cpu_xer		4256066	1					
ANR	4256208	Identifier	cpu_xer		4256066	0					
ANR	4256209	Argument	( 1 << XER_OV ) | ( 1 << XER_SO )		4256066	2					
ANR	4256210	InclusiveOrExpression	( 1 << XER_OV ) | ( 1 << XER_SO )		4256066	0		|			
ANR	4256211	ShiftExpression	1 << XER_OV		4256066	0		<<			
ANR	4256212	PrimaryExpression	1		4256066	0					
ANR	4256213	Identifier	XER_OV		4256066	1					
ANR	4256214	ShiftExpression	1 << XER_SO		4256066	1		<<			
ANR	4256215	PrimaryExpression	1		4256066	0					
ANR	4256216	Identifier	XER_SO		4256066	1					
ANR	4256217	ExpressionStatement	gen_set_label ( l2 )	55:4:824:841	4256066	10	True				
ANR	4256218	CallExpression	gen_set_label ( l2 )		4256066	0					
ANR	4256219	Callee	gen_set_label		4256066	0					
ANR	4256220	Identifier	gen_set_label		4256066	0					
ANR	4256221	ArgumentList	l2		4256066	1					
ANR	4256222	Argument	l2		4256066	0					
ANR	4256223	Identifier	l2		4256066	0					
ANR	4256224	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4256066	11					
ANR	4256225	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	57:8:852:881	4256066	0	True				
ANR	4256226	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4256066	0					
ANR	4256227	Callee	unlikely		4256066	0					
ANR	4256228	Identifier	unlikely		4256066	0					
ANR	4256229	ArgumentList	Rc ( ctx -> opcode ) != 0		4256066	1					
ANR	4256230	Argument	Rc ( ctx -> opcode ) != 0		4256066	0					
ANR	4256231	EqualityExpression	Rc ( ctx -> opcode ) != 0		4256066	0		!=			
ANR	4256232	CallExpression	Rc ( ctx -> opcode )		4256066	0					
ANR	4256233	Callee	Rc		4256066	0					
ANR	4256234	Identifier	Rc		4256066	0					
ANR	4256235	ArgumentList	ctx -> opcode		4256066	1					
ANR	4256236	Argument	ctx -> opcode		4256066	0					
ANR	4256237	PtrMemberAccess	ctx -> opcode		4256066	0					
ANR	4256238	Identifier	ctx		4256066	0					
ANR	4256239	Identifier	opcode		4256066	1					
ANR	4256240	PrimaryExpression	0		4256066	1					
ANR	4256241	ExpressionStatement	"gen_set_Rc0 ( ctx , ret )"	59:8:893:914	4256066	1	True				
ANR	4256242	CallExpression	"gen_set_Rc0 ( ctx , ret )"		4256066	0					
ANR	4256243	Callee	gen_set_Rc0		4256066	0					
ANR	4256244	Identifier	gen_set_Rc0		4256066	0					
ANR	4256245	ArgumentList	ctx		4256066	1					
ANR	4256246	Argument	ctx		4256066	0					
ANR	4256247	Identifier	ctx		4256066	0					
ANR	4256248	Argument	ret		4256066	1					
ANR	4256249	Identifier	ret		4256066	0					
ANR	4256250	ReturnType	static always_inline void		4256066	1					
ANR	4256251	Identifier	gen_op_neg		4256066	2					
ANR	4256252	ParameterList	"DisasContext * ctx , TCGv ret , TCGv arg1 , int ov_check"		4256066	3					
ANR	4256253	Parameter	DisasContext * ctx	1:38:38:54	4256066	0	True				
ANR	4256254	ParameterType	DisasContext *		4256066	0					
ANR	4256255	Identifier	ctx		4256066	1					
ANR	4256256	Parameter	TCGv ret	1:57:57:64	4256066	1	True				
ANR	4256257	ParameterType	TCGv		4256066	0					
ANR	4256258	Identifier	ret		4256066	1					
ANR	4256259	Parameter	TCGv arg1	1:67:67:75	4256066	2	True				
ANR	4256260	ParameterType	TCGv		4256066	0					
ANR	4256261	Identifier	arg1		4256066	1					
ANR	4256262	Parameter	int ov_check	1:78:78:89	4256066	3	True				
ANR	4256263	ParameterType	int		4256066	0					
ANR	4256264	Identifier	ov_check		4256066	1					
ANR	4256265	CFGEntryNode	ENTRY		4256066		True				
ANR	4256266	CFGExitNode	EXIT		4256066		True				
ANR	4256267	Symbol	ret		4256066						
ANR	4256268	Symbol	unlikely		4256066						
ANR	4256269	Symbol	ctx -> opcode		4256066						
ANR	4256270	Symbol	l1		4256066						
ANR	4256271	Symbol	ctx		4256066						
ANR	4256272	Symbol	l2		4256066						
ANR	4256273	Symbol	tcg_temp_new		4256066						
ANR	4256274	Symbol	TCG_COND_EQ		4256066						
ANR	4256275	Symbol	cpu_xer		4256066						
ANR	4256276	Symbol	XER_SO		4256066						
ANR	4256277	Symbol	* ctx		4256066						
ANR	4256278	Symbol	Rc		4256066						
ANR	4256279	Symbol	ov_check		4256066						
ANR	4256280	Symbol	ctx -> sf_mode		4256066						
ANR	4256281	Symbol	gen_new_label		4256066						
ANR	4256282	Symbol	arg1		4256066						
ANR	4256283	Symbol	TCG_TYPE_TL		4256066						
ANR	4256284	Symbol	INT64_MIN		4256066						
ANR	4256285	Symbol	t0		4256066						
ANR	4256286	Symbol	XER_OV		4256066						
ANR	4256287	Symbol	INT32_MIN		4256066						
