[
  {
    "name": "陳彥霖",
    "email": "ylchen@csie.ntut.edu.tw",
    "latestUpdate": "2021-09-06 17:54:19",
    "objective": "本課程接續計算機組織，介紹現今行動平台處理器之之組成原理與設計概念，並且結合 VHDL 硬體描述語言與 FPGA 實驗平台，修課同學可以學習如何使用 FPGA 平台自行設計處理器，並可應用於現代主流手機與手持裝置處理器架構分析與開發，與開發人工智慧 AI 相關處理器應用。",
    "schedule": "Introduction to CAD Tools – VHDL Language (2 weeks)\nCombinational Logic Systems using VHDL (3 weeks)\nSynchronous Sequential Circuits and Finite State Machines using VHDL (3 weeks)\nAdvanced Topics in VHDL Design (3 weeks)\nDesign the Components of a Processor using VHDL (2 weeks)\nDesign the Processor's Datapath and Control on FPGA system (3 weeks)",
    "scorePolicy": "Lab Practices &amp; Reports &amp; Course Participation: 60%\nFinishing lab practice in the course time will get bonus scores.\nMidterm on-line exam: 20%\nFinal Project: 20%",
    "materials": "David A. Patterson and John L. Hennessy, “Computer Organization and Design: The Hardware / Software Interface”,&nbsp;5th Ed., Morgan Kaufmann, 2013.\nISBN: 9780123744937, 東華書局代理.\nLab. Materials\n自編實驗講義教材\nMajor references",
    "foreignLanguageTextbooks": true,
    "covid19": {
      "lv2Description": null,
      "courseScoreMethod": "一、符合防疫規範前提，保留學生須到校進行實體專案情境：\n1. 分組帶回實驗開發板與在家安裝必要操作環境（一組一套開發平台）\n2. 期中考擬進行分流上機考、期末擬採分流至實驗教室驗收期末專題。\n二、評估安全則分流上課，如疫苗覆蓋率到達一定比率。",
      "courseInfo": "請欲加選課程同學，EMAIL: ylchen@mail.ntut.edu.tw 提供 Teams 帳號，以便加入 Teams 課程團隊成員。\n1. 臺北科大同學請提供【學號 @cc.ntut.edu.tw】\n2. 校外同學請提供註冊 Teams 之帳號。",
      "lv2Method": "遠距上課"
    }
  }
]
