INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:43:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.740ns  (clk rise@6.740ns - clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 2.101ns (33.283%)  route 4.211ns (66.717%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.223 - 6.740 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1985, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y142        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y142        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.350     1.074    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X18Y141        LUT4 (Prop_lut4_I0_O)        0.043     1.117 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.117    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X18Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.363 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.363    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X18Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.413 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.413    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.463 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.463    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X18Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.615 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.251     1.867    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_6
    SLICE_X17Y144        LUT3 (Prop_lut3_I1_O)        0.121     1.988 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_6/O
                         net (fo=66, routed)          0.292     2.279    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_6
    SLICE_X19Y145        LUT6 (Prop_lut6_I5_O)        0.043     2.322 f  lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_3/O
                         net (fo=1, routed)           0.602     2.924    lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_3_n_0
    SLICE_X18Y139        LUT5 (Prop_lut5_I4_O)        0.043     2.967 f  lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_2/O
                         net (fo=4, routed)           0.540     3.507    lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_2_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I4_O)        0.043     3.550 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.384     3.934    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X17Y145        LUT6 (Prop_lut6_I5_O)        0.043     3.977 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.282     4.259    addf0/operator/DI[3]
    SLICE_X16Y144        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.446 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.446    addf0/operator/ltOp_carry_n_0
    SLICE_X16Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.496 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.496    addf0/operator/ltOp_carry__0_n_0
    SLICE_X16Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.546 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.546    addf0/operator/ltOp_carry__1_n_0
    SLICE_X16Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.596 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.596    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.718 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.188     4.906    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y147        LUT6 (Prop_lut6_I5_O)        0.127     5.033 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.187     5.220    addf0/operator/p_1_in[0]
    SLICE_X15Y146        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     5.481 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.515     5.996    addf0/operator/RightShifterComponent/O[1]
    SLICE_X13Y147        LUT4 (Prop_lut4_I0_O)        0.118     6.114 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.176     6.290    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X12Y146        LUT5 (Prop_lut5_I0_O)        0.043     6.333 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.158     6.492    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X12Y146        LUT3 (Prop_lut3_I1_O)        0.043     6.535 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.286     6.820    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y146        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.740     6.740 r  
                                                      0.000     6.740 r  clk (IN)
                         net (fo=1985, unset)         0.483     7.223    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y146        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.223    
                         clock uncertainty           -0.035     7.187    
    SLICE_X15Y146        FDRE (Setup_fdre_C_R)       -0.295     6.892    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.892    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  0.072    




