<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab-RTL\src\adc.v<br>
D:\Tasks\PocketLab-RTL\src\bram_dac\bram_dac.v<br>
D:\Tasks\PocketLab-RTL\src\ccu.v<br>
D:\Tasks\PocketLab-RTL\src\ccu_recv_header_fsm.v<br>
D:\Tasks\PocketLab-RTL\src\ccu_write_dac_fsm.v<br>
D:\Tasks\PocketLab-RTL\src\clkdiv_adda\clkdiv_adda.v<br>
D:\Tasks\PocketLab-RTL\src\dac.v<br>
D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v<br>
D:\Tasks\PocketLab-RTL\src\fifo_ccu_recv_buffer\fifo_ccu_recv_buffer.v<br>
D:\Tasks\PocketLab-RTL\src\fifo_spi_recv\fifo_spi_recv.v<br>
D:\Tasks\PocketLab-RTL\src\fifo_spi_send\fifo_spi_send.v<br>
D:\Tasks\PocketLab-RTL\src\main.v<br>
D:\Tasks\PocketLab-RTL\src\pll_main\pll_main.v<br>
D:\Tasks\PocketLab-RTL\src\spi_recv.v<br>
D:\Tasks\PocketLab-RTL\src\spi_send.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 23 13:43:35 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.333s, Peak memory usage = 339.992MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 339.992MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 339.992MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.316s, Peak memory usage = 339.992MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 339.992MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.099s, Peak memory usage = 339.992MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.341s, Elapsed time = 0h 0m 0.854s, Peak memory usage = 339.992MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>220</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>283</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>102</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>138</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>409(317 LUTs, 68 ALUs, 4 SSRAMs) / 20736</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>220 / 16173</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>40 / 16173</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>180 / 16173</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>36 / 46</td>
<td>78%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spi_clk_ibuf/I </td>
</tr>
<tr>
<td>n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>dac_inst/n4_s2/O </td>
</tr>
<tr>
<td>n6_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>dac_inst/n6_s2/O </td>
</tr>
<tr>
<td>wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>wfull_val_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spi_send_inst/fifo_spi_send_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>n455_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ccu_inst/n235_s6/F </td>
</tr>
<tr>
<td>n311_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n311_s8/F </td>
</tr>
<tr>
<td>n336_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n336_s5/F </td>
</tr>
<tr>
<td>n357_11</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n357_s7/O </td>
</tr>
<tr>
<td>n360_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ccu_inst/ccu_recv_header_fsm_inst/n360_s5/F </td>
</tr>
<tr>
<td>n118_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ccu_inst/ccu_write_dac_fsm_inst/n118_s5/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.1</td>
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.1</td>
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.1</td>
<td>0.000</td>
<td>19.943</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.7</td>
<td>0.000</td>
<td>29.915</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.1</td>
<td>0.000</td>
<td>19.943</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_clk</td>
<td>100.0(MHz)</td>
<td>195.3(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n6_6</td>
<td>100.0(MHz)</td>
<td>1984.1(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>wfull_val</td>
<td>100.0(MHz)</td>
<td>649.4(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>wfull_val_gowin</td>
<td>100.0(MHz)</td>
<td>649.4(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>n455_8</td>
<td>100.0(MHz)</td>
<td>837.5(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.1(MHz)</td>
<td>170.1(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wfull_val[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.469</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>5.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/I2</td>
</tr>
<tr>
<td>6.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/F</td>
</tr>
<tr>
<td>6.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_7_s3/I0</td>
</tr>
<tr>
<td>6.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_7_s3/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_4_s0/I1</td>
</tr>
<tr>
<td>7.705</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_4_s0/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wptr_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wptr_4_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wptr_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.525, 56.377%; route: 0.948, 35.046%; tC2Q: 0.232, 8.577%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wfull_val[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.469</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>5.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/I2</td>
</tr>
<tr>
<td>6.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/F</td>
</tr>
<tr>
<td>6.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/I0</td>
</tr>
<tr>
<td>6.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_3_s3/I0</td>
</tr>
<tr>
<td>7.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_3_s3/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_3_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.487, 55.755%; route: 0.948, 35.546%; tC2Q: 0.232, 8.699%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wfull_val[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.469</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>5.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/I2</td>
</tr>
<tr>
<td>6.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/F</td>
</tr>
<tr>
<td>6.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/I0</td>
</tr>
<tr>
<td>6.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_4_s3/I0</td>
</tr>
<tr>
<td>7.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_4_s3/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_4_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.487, 55.755%; route: 0.948, 35.546%; tC2Q: 0.232, 8.699%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wfull_val[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.469</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>5.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/I2</td>
</tr>
<tr>
<td>6.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/F</td>
</tr>
<tr>
<td>6.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/I0</td>
</tr>
<tr>
<td>6.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>7.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_5_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.487, 55.755%; route: 0.948, 35.546%; tC2Q: 0.232, 8.699%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>wfull_val[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>5.469</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>5.706</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/I2</td>
</tr>
<tr>
<td>6.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/n26_s1/F</td>
</tr>
<tr>
<td>6.396</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/I0</td>
</tr>
<tr>
<td>6.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wgraynext_0_s2/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_6_s3/I0</td>
</tr>
<tr>
<td>7.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_num_next_6_s3/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>spi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>spi_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_6_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spi_recv_inst/fifo_spi_recv_inst/fifo_inst/Big.wbin_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.487, 55.755%; route: 0.948, 35.546%; tC2Q: 0.232, 8.699%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
