<HTML>
  <HEAD> <title>interconnect_ip_path_group.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_path_group.html</CENTER></H1>
<PRE>
 
****************************************
<A NAME="interconnect_ip_88"></A>Report : path_group
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

</PRE><PRE>
                        Critical
Group Name    Weight    Range
--------------------------------------------------------------------------------
**default**   1.00      0.00                 
FEEDTHROUGH   1.00      0.00                 
HCLK_hclk     1.00      0.00                 
PCLK_pclk     1.00      0.00                 
REGIN         1.00      0.00                 
REGOUT        1.00      0.00                 
i_i2c_ic_clk  1.00      0.00                 
i_ssi_ssi_clk 1.00      0.00                 

</PRE><PRE>
Path Group FEEDTHROUGH:
	-from    { HRESETn_hresetn\
		   PRESETn_presetn\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hlock\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite\
		   ex_i_ahb_AHB_Slave_PID_hrdata[31]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[30]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[29]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[28]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[27]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[26]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[25]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[24]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[23]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[22]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[21]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[20]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[19]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[18]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[17]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[16]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[15]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[14]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[13]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[12]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[11]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[10]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[9]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[8]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[7]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[6]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[5]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[4]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[3]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[2]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[1]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[0]\
		   ex_i_ahb_AHB_Slave_PID_hready_resp\
		   ex_i_ahb_AHB_Slave_PID_hresp[1]\
		   ex_i_ahb_AHB_Slave_PID_hresp[0]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[31]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[30]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[29]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[28]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[27]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[26]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[25]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[24]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[23]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[22]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[21]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[20]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[19]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[18]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[17]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[16]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[15]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[14]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[13]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[12]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[11]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[10]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[9]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[8]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[7]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[6]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[5]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[4]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[3]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[2]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[1]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[0]\
		   ex_i_ahb_AHB_Slave_PWM_hready_resp\
		   ex_i_ahb_AHB_Slave_PWM_hresp[1]\
		   ex_i_ahb_AHB_Slave_PWM_hresp[0]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[31]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[30]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[29]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[28]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[27]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[26]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[25]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[24]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[23]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[22]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[21]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[20]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[19]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[18]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[17]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[16]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[15]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[14]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[13]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[12]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[11]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[10]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[9]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[8]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[7]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[6]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[5]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[4]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[3]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[2]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[1]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[0]\
		   ex_i_ahb_AHB_Slave_RAM_hready_resp\
		   ex_i_ahb_AHB_Slave_RAM_hresp[1]\
		   ex_i_ahb_AHB_Slave_RAM_hresp[0]\
		   i_apb_pclk_en\
		   i_i2c_ic_clk_in_a\
		   i_i2c_ic_data_in_a\
		   i_i2c_ic_rst_n\
		   i_ssi_rxd\
		   i_ssi_ss_in_n\
		   i_ssi_ssi_rst_n }\
	-to      { ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hready\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]\
		   ex_i_ahb_AHB_Slave_PID_haddr[31]\
		   ex_i_ahb_AHB_Slave_PID_haddr[30]\
		   ex_i_ahb_AHB_Slave_PID_haddr[29]\
		   ex_i_ahb_AHB_Slave_PID_haddr[28]\
		   ex_i_ahb_AHB_Slave_PID_haddr[27]\
		   ex_i_ahb_AHB_Slave_PID_haddr[26]\
		   ex_i_ahb_AHB_Slave_PID_haddr[25]\
		   ex_i_ahb_AHB_Slave_PID_haddr[24]\
		   ex_i_ahb_AHB_Slave_PID_haddr[23]\
		   ex_i_ahb_AHB_Slave_PID_haddr[22]\
		   ex_i_ahb_AHB_Slave_PID_haddr[21]\
		   ex_i_ahb_AHB_Slave_PID_haddr[20]\
		   ex_i_ahb_AHB_Slave_PID_haddr[19]\
		   ex_i_ahb_AHB_Slave_PID_haddr[18]\
		   ex_i_ahb_AHB_Slave_PID_haddr[17]\
		   ex_i_ahb_AHB_Slave_PID_haddr[16]\
		   ex_i_ahb_AHB_Slave_PID_haddr[15]\
		   ex_i_ahb_AHB_Slave_PID_haddr[14]\
		   ex_i_ahb_AHB_Slave_PID_haddr[13]\
		   ex_i_ahb_AHB_Slave_PID_haddr[12]\
		   ex_i_ahb_AHB_Slave_PID_haddr[11]\
		   ex_i_ahb_AHB_Slave_PID_haddr[10]\
		   ex_i_ahb_AHB_Slave_PID_haddr[9]\
		   ex_i_ahb_AHB_Slave_PID_haddr[8]\
		   ex_i_ahb_AHB_Slave_PID_haddr[7]\
		   ex_i_ahb_AHB_Slave_PID_haddr[6]\
		   ex_i_ahb_AHB_Slave_PID_haddr[5]\
		   ex_i_ahb_AHB_Slave_PID_haddr[4]\
		   ex_i_ahb_AHB_Slave_PID_haddr[3]\
		   ex_i_ahb_AHB_Slave_PID_haddr[2]\
		   ex_i_ahb_AHB_Slave_PID_haddr[1]\
		   ex_i_ahb_AHB_Slave_PID_haddr[0]\
		   ex_i_ahb_AHB_Slave_PID_hburst[2]\
		   ex_i_ahb_AHB_Slave_PID_hburst[1]\
		   ex_i_ahb_AHB_Slave_PID_hburst[0]\
		   ex_i_ahb_AHB_Slave_PID_hmastlock\
		   ex_i_ahb_AHB_Slave_PID_hprot[3]\
		   ex_i_ahb_AHB_Slave_PID_hprot[2]\
		   ex_i_ahb_AHB_Slave_PID_hprot[1]\
		   ex_i_ahb_AHB_Slave_PID_hprot[0]\
		   ex_i_ahb_AHB_Slave_PID_hready\
		   ex_i_ahb_AHB_Slave_PID_hsel\
		   ex_i_ahb_AHB_Slave_PID_hsize[2]\
		   ex_i_ahb_AHB_Slave_PID_hsize[1]\
		   ex_i_ahb_AHB_Slave_PID_hsize[0]\
		   ex_i_ahb_AHB_Slave_PID_htrans[1]\
		   ex_i_ahb_AHB_Slave_PID_htrans[0]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[31]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[30]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[29]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[28]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[27]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[26]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[25]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[24]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[23]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[22]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[21]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[20]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[19]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[18]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[17]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[16]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[15]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[14]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[13]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[12]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[11]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[10]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[9]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[8]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[7]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[6]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[5]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[4]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[3]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[2]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[1]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[0]\
		   ex_i_ahb_AHB_Slave_PID_hwrite\
		   ex_i_ahb_AHB_Slave_PWM_haddr[31]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[30]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[29]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[28]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[27]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[26]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[25]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[24]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[23]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[22]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[21]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[20]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[19]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[18]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[17]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[16]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[15]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[14]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[13]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[12]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[11]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[10]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[9]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[8]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[7]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[6]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[5]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[4]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[3]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[2]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[1]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[0]\
		   ex_i_ahb_AHB_Slave_PWM_hburst[2]\
		   ex_i_ahb_AHB_Slave_PWM_hburst[1]\
		   ex_i_ahb_AHB_Slave_PWM_hburst[0]\
		   ex_i_ahb_AHB_Slave_PWM_hmastlock\
		   ex_i_ahb_AHB_Slave_PWM_hprot[3]\
		   ex_i_ahb_AHB_Slave_PWM_hprot[2]\
		   ex_i_ahb_AHB_Slave_PWM_hprot[1]\
		   ex_i_ahb_AHB_Slave_PWM_hprot[0]\
		   ex_i_ahb_AHB_Slave_PWM_hready\
		   ex_i_ahb_AHB_Slave_PWM_hsel\
		   ex_i_ahb_AHB_Slave_PWM_hsize[2]\
		   ex_i_ahb_AHB_Slave_PWM_hsize[1]\
		   ex_i_ahb_AHB_Slave_PWM_hsize[0]\
		   ex_i_ahb_AHB_Slave_PWM_htrans[1]\
		   ex_i_ahb_AHB_Slave_PWM_htrans[0]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[31]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[30]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[29]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[28]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[27]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[26]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[25]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[24]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[23]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[22]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[21]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[20]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[19]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[18]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[17]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[16]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[15]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[14]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[13]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[12]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[11]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[10]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[9]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[8]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[7]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[6]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[5]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[4]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[3]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[2]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[1]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[0]\
		   ex_i_ahb_AHB_Slave_PWM_hwrite\
		   ex_i_ahb_AHB_Slave_RAM_haddr[31]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[30]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[29]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[28]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[27]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[26]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[25]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[24]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[23]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[22]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[21]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[20]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[19]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[18]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[17]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[16]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[15]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[14]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[13]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[12]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[11]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[10]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[9]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[8]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[7]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[6]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[5]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[4]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[3]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[2]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[1]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[0]\
		   ex_i_ahb_AHB_Slave_RAM_hburst[2]\
		   ex_i_ahb_AHB_Slave_RAM_hburst[1]\
		   ex_i_ahb_AHB_Slave_RAM_hburst[0]\
		   ex_i_ahb_AHB_Slave_RAM_hmastlock\
		   ex_i_ahb_AHB_Slave_RAM_hprot[3]\
		   ex_i_ahb_AHB_Slave_RAM_hprot[2]\
		   ex_i_ahb_AHB_Slave_RAM_hprot[1]\
		   ex_i_ahb_AHB_Slave_RAM_hprot[0]\
		   ex_i_ahb_AHB_Slave_RAM_hready\
		   ex_i_ahb_AHB_Slave_RAM_hsel\
		   ex_i_ahb_AHB_Slave_RAM_hsize[2]\
		   ex_i_ahb_AHB_Slave_RAM_hsize[1]\
		   ex_i_ahb_AHB_Slave_RAM_hsize[0]\
		   ex_i_ahb_AHB_Slave_RAM_htrans[1]\
		   ex_i_ahb_AHB_Slave_RAM_htrans[0]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[31]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[30]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[29]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[28]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[27]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[26]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[25]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[24]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[23]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[22]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[21]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[20]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[19]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[18]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[17]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[16]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[15]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[14]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[13]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[12]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[11]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[10]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[9]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[8]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[7]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[6]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[5]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[4]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[3]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[2]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[1]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[0]\
		   ex_i_ahb_AHB_Slave_RAM_hwrite\
		   i_ahb_hmaster_data[3]\
		   i_ahb_hmaster_data[2]\
		   i_ahb_hmaster_data[1]\
		   i_ahb_hmaster_data[0]\
		   i_i2c_debug_addr\
		   i_i2c_debug_addr_10bit\
		   i_i2c_debug_data\
		   i_i2c_debug_hs\
		   i_i2c_debug_master_act\
		   i_i2c_debug_mst_cstate[4]\
		   i_i2c_debug_mst_cstate[3]\
		   i_i2c_debug_mst_cstate[2]\
		   i_i2c_debug_mst_cstate[1]\
		   i_i2c_debug_mst_cstate[0]\
		   i_i2c_debug_p_gen\
		   i_i2c_debug_rd\
		   i_i2c_debug_s_gen\
		   i_i2c_debug_slave_act\
		   i_i2c_debug_slv_cstate[3]\
		   i_i2c_debug_slv_cstate[2]\
		   i_i2c_debug_slv_cstate[1]\
		   i_i2c_debug_slv_cstate[0]\
		   i_i2c_debug_wr\
		   i_i2c_ic_activity_intr\
		   i_i2c_ic_clk_oe\
		   i_i2c_ic_current_src_en\
		   i_i2c_ic_data_oe\
		   i_i2c_ic_en\
		   i_i2c_ic_gen_call_intr\
		   i_i2c_ic_rd_req_intr\
		   i_i2c_ic_rx_done_intr\
		   i_i2c_ic_rx_full_intr\
		   i_i2c_ic_rx_over_intr\
		   i_i2c_ic_rx_under_intr\
		   i_i2c_ic_start_det_intr\
		   i_i2c_ic_stop_det_intr\
		   i_i2c_ic_tx_abrt_intr\
		   i_i2c_ic_tx_empty_intr\
		   i_i2c_ic_tx_over_intr\
		   i_ssi_sclk_out\
		   i_ssi_ss_0_n\
		   i_ssi_ssi_mst_intr_n\
		   i_ssi_ssi_oe_n\
		   i_ssi_ssi_rxf_intr_n\
		   i_ssi_ssi_rxo_intr_n\
		   i_ssi_ssi_rxu_intr_n\
		   i_ssi_ssi_sleep\
		   i_ssi_ssi_txe_intr_n\
		   i_ssi_ssi_txo_intr_n\
		   i_ssi_txd }

</PRE><PRE>
Path Group HCLK_hclk:
	-to      HCLK_hclk

</PRE><PRE>
Path Group PCLK_pclk:
	-to      PCLK_pclk

</PRE><PRE>
Path Group REGIN:
	-from    { HRESETn_hresetn\
		   PRESETn_presetn\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[31]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[30]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[29]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[28]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[27]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[26]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[25]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[23]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[22]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[21]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[20]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[19]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[17]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[16]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[15]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[14]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[13]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[11]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[10]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[9]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[8]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[7]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[6]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[5]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[4]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hlock\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[31]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[30]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[29]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[28]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[27]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[26]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[25]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[24]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[22]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[21]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[20]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[19]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[18]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[17]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[16]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[15]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[14]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[13]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[12]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[11]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[10]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[9]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[8]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[7]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[6]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[4]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite\
		   ex_i_ahb_AHB_Slave_PID_hrdata[31]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[30]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[29]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[28]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[27]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[26]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[25]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[24]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[23]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[22]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[21]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[20]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[19]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[18]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[17]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[16]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[15]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[14]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[13]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[12]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[11]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[10]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[9]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[8]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[7]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[6]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[5]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[4]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[3]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[2]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[1]\
		   ex_i_ahb_AHB_Slave_PID_hrdata[0]\
		   ex_i_ahb_AHB_Slave_PID_hready_resp\
		   ex_i_ahb_AHB_Slave_PID_hresp[1]\
		   ex_i_ahb_AHB_Slave_PID_hresp[0]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[31]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[30]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[29]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[28]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[27]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[26]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[25]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[24]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[23]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[22]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[21]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[20]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[19]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[18]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[17]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[16]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[15]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[14]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[13]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[12]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[11]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[10]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[9]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[8]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[7]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[6]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[5]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[4]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[3]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[2]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[1]\
		   ex_i_ahb_AHB_Slave_PWM_hrdata[0]\
		   ex_i_ahb_AHB_Slave_PWM_hready_resp\
		   ex_i_ahb_AHB_Slave_PWM_hresp[1]\
		   ex_i_ahb_AHB_Slave_PWM_hresp[0]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[31]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[30]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[29]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[28]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[27]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[26]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[25]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[24]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[23]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[22]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[21]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[20]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[19]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[18]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[17]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[16]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[15]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[14]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[13]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[12]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[11]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[10]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[9]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[8]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[7]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[6]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[5]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[4]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[3]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[2]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[1]\
		   ex_i_ahb_AHB_Slave_RAM_hrdata[0]\
		   ex_i_ahb_AHB_Slave_RAM_hready_resp\
		   ex_i_ahb_AHB_Slave_RAM_hresp[1]\
		   ex_i_ahb_AHB_Slave_RAM_hresp[0]\
		   i_apb_pclk_en\
		   i_i2c_ic_clk_in_a\
		   i_i2c_ic_data_in_a\
		   i_i2c_ic_rst_n\
		   i_ssi_rxd\
		   i_ssi_ss_in_n\
		   i_ssi_ssi_rst_n }

</PRE><PRE>
Path Group REGOUT:
	-to      { ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[28]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[27]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[26]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[23]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[22]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[21]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[20]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[19]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[18]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[17]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[16]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[15]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[14]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[13]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[12]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[11]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[10]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[9]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[8]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[7]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[6]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[5]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[4]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[3]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[2]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[0]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hready\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[1]\
		   ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]\
		   ex_i_ahb_AHB_Slave_PID_haddr[31]\
		   ex_i_ahb_AHB_Slave_PID_haddr[30]\
		   ex_i_ahb_AHB_Slave_PID_haddr[29]\
		   ex_i_ahb_AHB_Slave_PID_haddr[28]\
		   ex_i_ahb_AHB_Slave_PID_haddr[27]\
		   ex_i_ahb_AHB_Slave_PID_haddr[26]\
		   ex_i_ahb_AHB_Slave_PID_haddr[25]\
		   ex_i_ahb_AHB_Slave_PID_haddr[24]\
		   ex_i_ahb_AHB_Slave_PID_haddr[23]\
		   ex_i_ahb_AHB_Slave_PID_haddr[22]\
		   ex_i_ahb_AHB_Slave_PID_haddr[21]\
		   ex_i_ahb_AHB_Slave_PID_haddr[20]\
		   ex_i_ahb_AHB_Slave_PID_haddr[19]\
		   ex_i_ahb_AHB_Slave_PID_haddr[18]\
		   ex_i_ahb_AHB_Slave_PID_haddr[17]\
		   ex_i_ahb_AHB_Slave_PID_haddr[16]\
		   ex_i_ahb_AHB_Slave_PID_haddr[15]\
		   ex_i_ahb_AHB_Slave_PID_haddr[14]\
		   ex_i_ahb_AHB_Slave_PID_haddr[13]\
		   ex_i_ahb_AHB_Slave_PID_haddr[12]\
		   ex_i_ahb_AHB_Slave_PID_haddr[11]\
		   ex_i_ahb_AHB_Slave_PID_haddr[10]\
		   ex_i_ahb_AHB_Slave_PID_haddr[9]\
		   ex_i_ahb_AHB_Slave_PID_haddr[8]\
		   ex_i_ahb_AHB_Slave_PID_haddr[7]\
		   ex_i_ahb_AHB_Slave_PID_haddr[6]\
		   ex_i_ahb_AHB_Slave_PID_haddr[5]\
		   ex_i_ahb_AHB_Slave_PID_haddr[4]\
		   ex_i_ahb_AHB_Slave_PID_haddr[3]\
		   ex_i_ahb_AHB_Slave_PID_haddr[2]\
		   ex_i_ahb_AHB_Slave_PID_haddr[1]\
		   ex_i_ahb_AHB_Slave_PID_haddr[0]\
		   ex_i_ahb_AHB_Slave_PID_hburst[2]\
		   ex_i_ahb_AHB_Slave_PID_hburst[1]\
		   ex_i_ahb_AHB_Slave_PID_hburst[0]\
		   ex_i_ahb_AHB_Slave_PID_hmastlock\
		   ex_i_ahb_AHB_Slave_PID_hprot[3]\
		   ex_i_ahb_AHB_Slave_PID_hprot[2]\
		   ex_i_ahb_AHB_Slave_PID_hprot[1]\
		   ex_i_ahb_AHB_Slave_PID_hprot[0]\
		   ex_i_ahb_AHB_Slave_PID_hready\
		   ex_i_ahb_AHB_Slave_PID_hsel\
		   ex_i_ahb_AHB_Slave_PID_hsize[2]\
		   ex_i_ahb_AHB_Slave_PID_hsize[1]\
		   ex_i_ahb_AHB_Slave_PID_hsize[0]\
		   ex_i_ahb_AHB_Slave_PID_htrans[1]\
		   ex_i_ahb_AHB_Slave_PID_htrans[0]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[31]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[30]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[29]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[28]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[27]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[26]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[25]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[24]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[23]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[22]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[21]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[20]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[19]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[18]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[17]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[16]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[15]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[14]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[13]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[12]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[11]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[10]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[9]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[8]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[7]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[6]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[5]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[4]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[3]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[2]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[1]\
		   ex_i_ahb_AHB_Slave_PID_hwdata[0]\
		   ex_i_ahb_AHB_Slave_PID_hwrite\
		   ex_i_ahb_AHB_Slave_PWM_haddr[31]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[30]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[29]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[28]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[27]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[26]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[25]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[24]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[23]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[22]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[21]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[20]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[19]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[18]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[17]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[16]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[15]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[14]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[13]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[12]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[11]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[10]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[9]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[8]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[7]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[6]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[5]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[4]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[3]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[2]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[1]\
		   ex_i_ahb_AHB_Slave_PWM_haddr[0]\
		   ex_i_ahb_AHB_Slave_PWM_hburst[2]\
		   ex_i_ahb_AHB_Slave_PWM_hburst[1]\
		   ex_i_ahb_AHB_Slave_PWM_hburst[0]\
		   ex_i_ahb_AHB_Slave_PWM_hmastlock\
		   ex_i_ahb_AHB_Slave_PWM_hprot[3]\
		   ex_i_ahb_AHB_Slave_PWM_hprot[2]\
		   ex_i_ahb_AHB_Slave_PWM_hprot[1]\
		   ex_i_ahb_AHB_Slave_PWM_hprot[0]\
		   ex_i_ahb_AHB_Slave_PWM_hready\
		   ex_i_ahb_AHB_Slave_PWM_hsel\
		   ex_i_ahb_AHB_Slave_PWM_hsize[2]\
		   ex_i_ahb_AHB_Slave_PWM_hsize[1]\
		   ex_i_ahb_AHB_Slave_PWM_hsize[0]\
		   ex_i_ahb_AHB_Slave_PWM_htrans[1]\
		   ex_i_ahb_AHB_Slave_PWM_htrans[0]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[31]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[30]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[29]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[28]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[27]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[26]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[25]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[24]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[23]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[22]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[21]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[20]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[19]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[18]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[17]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[16]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[15]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[14]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[13]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[12]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[11]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[10]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[9]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[8]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[7]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[6]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[5]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[4]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[3]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[2]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[1]\
		   ex_i_ahb_AHB_Slave_PWM_hwdata[0]\
		   ex_i_ahb_AHB_Slave_PWM_hwrite\
		   ex_i_ahb_AHB_Slave_RAM_haddr[31]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[30]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[29]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[28]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[27]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[26]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[25]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[24]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[23]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[22]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[21]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[20]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[19]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[18]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[17]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[16]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[15]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[14]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[13]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[12]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[11]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[10]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[9]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[8]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[7]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[6]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[5]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[4]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[3]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[2]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[1]\
		   ex_i_ahb_AHB_Slave_RAM_haddr[0]\
		   ex_i_ahb_AHB_Slave_RAM_hburst[2]\
		   ex_i_ahb_AHB_Slave_RAM_hburst[1]\
		   ex_i_ahb_AHB_Slave_RAM_hburst[0]\
		   ex_i_ahb_AHB_Slave_RAM_hmastlock\
		   ex_i_ahb_AHB_Slave_RAM_hprot[3]\
		   ex_i_ahb_AHB_Slave_RAM_hprot[2]\
		   ex_i_ahb_AHB_Slave_RAM_hprot[1]\
		   ex_i_ahb_AHB_Slave_RAM_hprot[0]\
		   ex_i_ahb_AHB_Slave_RAM_hready\
		   ex_i_ahb_AHB_Slave_RAM_hsel\
		   ex_i_ahb_AHB_Slave_RAM_hsize[2]\
		   ex_i_ahb_AHB_Slave_RAM_hsize[1]\
		   ex_i_ahb_AHB_Slave_RAM_hsize[0]\
		   ex_i_ahb_AHB_Slave_RAM_htrans[1]\
		   ex_i_ahb_AHB_Slave_RAM_htrans[0]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[31]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[30]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[29]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[28]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[27]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[26]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[25]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[24]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[23]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[22]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[21]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[20]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[19]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[18]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[17]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[16]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[15]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[14]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[13]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[12]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[11]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[10]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[9]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[8]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[7]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[6]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[5]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[4]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[3]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[2]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[1]\
		   ex_i_ahb_AHB_Slave_RAM_hwdata[0]\
		   ex_i_ahb_AHB_Slave_RAM_hwrite\
		   i_ahb_hmaster_data[3]\
		   i_ahb_hmaster_data[2]\
		   i_ahb_hmaster_data[1]\
		   i_ahb_hmaster_data[0]\
		   i_i2c_debug_addr\
		   i_i2c_debug_addr_10bit\
		   i_i2c_debug_data\
		   i_i2c_debug_hs\
		   i_i2c_debug_master_act\
		   i_i2c_debug_mst_cstate[4]\
		   i_i2c_debug_mst_cstate[3]\
		   i_i2c_debug_mst_cstate[2]\
		   i_i2c_debug_mst_cstate[1]\
		   i_i2c_debug_mst_cstate[0]\
		   i_i2c_debug_p_gen\
		   i_i2c_debug_rd\
		   i_i2c_debug_s_gen\
		   i_i2c_debug_slave_act\
		   i_i2c_debug_slv_cstate[3]\
		   i_i2c_debug_slv_cstate[2]\
		   i_i2c_debug_slv_cstate[1]\
		   i_i2c_debug_slv_cstate[0]\
		   i_i2c_debug_wr\
		   i_i2c_ic_activity_intr\
		   i_i2c_ic_clk_oe\
		   i_i2c_ic_current_src_en\
		   i_i2c_ic_data_oe\
		   i_i2c_ic_en\
		   i_i2c_ic_gen_call_intr\
		   i_i2c_ic_rd_req_intr\
		   i_i2c_ic_rx_done_intr\
		   i_i2c_ic_rx_full_intr\
		   i_i2c_ic_rx_over_intr\
		   i_i2c_ic_rx_under_intr\
		   i_i2c_ic_start_det_intr\
		   i_i2c_ic_stop_det_intr\
		   i_i2c_ic_tx_abrt_intr\
		   i_i2c_ic_tx_empty_intr\
		   i_i2c_ic_tx_over_intr\
		   i_ssi_sclk_out\
		   i_ssi_ss_0_n\
		   i_ssi_ssi_mst_intr_n\
		   i_ssi_ssi_oe_n\
		   i_ssi_ssi_rxf_intr_n\
		   i_ssi_ssi_rxo_intr_n\
		   i_ssi_ssi_rxu_intr_n\
		   i_ssi_ssi_sleep\
		   i_ssi_ssi_txe_intr_n\
		   i_ssi_ssi_txo_intr_n\
		   i_ssi_txd }

</PRE><PRE>
Path Group i_i2c_ic_clk:
	-to      i_i2c_ic_clk

</PRE><PRE>
Path Group i_ssi_ssi_clk:
	-to      i_ssi_ssi_clk

</PRE><PRE>
1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
