{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710332752387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710332752388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 12:25:52 2024 " "Processing started: Wed Mar 13 12:25:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710332752388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332752388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332752388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710332753067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710332753068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aludemo.bdf 1 1 " "Using design file aludemo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332765060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710332765060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDemo " "Elaborating entity \"ALUDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710332765061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu4.vhd 2 1 " "Using design file alu4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-Behavioral " "Found design unit 1: ALU4-Behavioral" {  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332765801 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332765801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710332765801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:inst " "Elaborating entity \"ALU4\" for hierarchy \"ALU4:inst\"" {  } { { "aludemo.bdf" "inst" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 136 536 696 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710332765811 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU4:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU4:inst\|Mod0\"" {  } { { "alu4.vhd" "Mod0" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710332766155 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU4:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU4:inst\|Mult0\"" {  } { { "alu4.vhd" "Mult0" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710332766155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU4:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU4:inst\|Div0\"" {  } { { "alu4.vhd" "Div0" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710332766155 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710332766155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU4:inst\|lpm_divide:Mod0\"" {  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710332766224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU4:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU4:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766224 ""}  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710332766224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cdm " "Found entity 1: lpm_divide_cdm" {  } { { "db/lpm_divide_cdm.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/lpm_divide_cdm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s7f " "Found entity 1: alt_u_div_s7f" {  } { { "db/alt_u_div_s7f.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/alt_u_div_s7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU4:inst\|lpm_mult:Mult0\"" {  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710332766596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU4:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU4:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766596 ""}  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710332766596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dct " "Found entity 1: mult_dct" {  } { { "db/mult_dct.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/mult_dct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU4:inst\|lpm_divide:Div0\"" {  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710332766715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU4:inst\|lpm_divide:Div0 " "Instantiated megafunction \"ALU4:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710332766715 ""}  } { { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710332766715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9lm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9lm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9lm " "Found entity 1: lpm_divide_9lm" {  } { { "db/lpm_divide_9lm.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/lpm_divide_9lm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710332766792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332766792 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU4:inst\|lpm_mult:Mult0\|mult_dct:auto_generated\|le5a\[4\] " "Synthesized away node \"ALU4:inst\|lpm_mult:Mult0\|mult_dct:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_dct.tdf" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/db/mult_dct.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu4.vhd" "" { Text "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/alu4.vhd" 21 -1 0 } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 136 536 696 248 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710332766819 "|ALUDemo|ALU4:inst|lpm_mult:Mult0|mult_dct:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710332766819 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710332766819 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1710332767117 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1710332767117 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1710332767117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710332767276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710332768427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710332768427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710332768517 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710332768517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710332768517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710332768517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710332768547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 12:26:08 2024 " "Processing ended: Wed Mar 13 12:26:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710332768547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710332768547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710332768547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710332768547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710332770285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710332770287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 12:26:09 2024 " "Processing started: Wed Mar 13 12:26:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710332770287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710332770287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710332770287 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710332770499 ""}
{ "Info" "0" "" "Project  = ALUDemo" {  } {  } 0 0 "Project  = ALUDemo" 0 0 "Fitter" 0 0 1710332770500 ""}
{ "Info" "0" "" "Revision = ALUDemo" {  } {  } 0 0 "Revision = ALUDemo" 0 0 "Fitter" 0 0 1710332770500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710332770595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710332770596 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALUDemo EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design ALUDemo" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1710332770726 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710332770765 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710332770765 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710332770907 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710332770915 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771082 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771083 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771083 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771083 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771084 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771084 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771084 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 728 904 176 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771085 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AD27 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771085 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_AB26 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_AB26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771085 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_AB25 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_AB25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771085 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_AC25 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_AC25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771086 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771086 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771086 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771086 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AD26 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AD26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771087 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AC26 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AC26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771087 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AB27 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AB27" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771087 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[10\] PIN_AC24 " "Can't place node \"SW\[10\]\" -- illegal location assignment PIN_AC24" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "aludemo.bdf" "" { Schematic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/aludemo.bdf" { { 160 320 488 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/paulo/OneDrive/Ambiente de Trabalho/LSD- Resolucoes/lsd-leci-22-23-main/lsd-leci-22-23-main/aula3/parte2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710332771087 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710332771088 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1710332771170 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1710332771170 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 20 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710332771340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 12:26:11 2024 " "Processing ended: Wed Mar 13 12:26:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710332771340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710332771340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710332771340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710332771340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710332772078 ""}
