{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709492835705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709492835705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 14:07:15 2024 " "Processing started: Sun Mar 03 14:07:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709492835705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709492835705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Convertidor -c Convertidor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Convertidor -c Convertidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709492835705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709492836078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/conversor/conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/conversor/conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor-arch_Conversor " "Found design unit 1: Conversor-arch_Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492836989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor " "Found entity 1: Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492836989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492836989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/bcd7seg/bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/bcd7seg/bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg-BCD7Seg_Arch " "Found design unit 1: BCD7Seg-BCD7Seg_Arch" {  } { { "../BCD7Seg/BCD7Seg.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/BCD7Seg/BCD7Seg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492836995 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg " "Found entity 1: BCD7Seg" {  } { { "../BCD7Seg/BCD7Seg.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/BCD7Seg/BCD7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492836995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492836995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-arch_HalfAdder " "Found design unit 1: HalfAdder-arch_HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/HalfAdder/HalfAdder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837008 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/HalfAdder/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492837008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/fulladder4bits/fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/fulladder4bits/fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder4Bits-arch_FullAdder4Bits " "Found design unit 1: FullAdder4Bits-arch_FullAdder4Bits" {  } { { "../FullAdder4Bits/FullAdder4Bits.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder4Bits/FullAdder4Bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837024 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4Bits " "Found entity 1: FullAdder4Bits" {  } { { "../FullAdder4Bits/FullAdder4Bits.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder4Bits/FullAdder4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492837024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus/documents/vhdl/fulladder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/asus/documents/vhdl/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-arch_FullAdder " "Found design unit 1: FullAdder-arch_FullAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder/FullAdder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837038 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492837038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convertidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convertidor-arch_Convertidor " "Found design unit 1: Convertidor-arch_Convertidor" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convertidor " "Found entity 1: Convertidor" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492837040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Convertidor " "Elaborating entity \"Convertidor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709492837240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder4Bits FullAdder4Bits:A4 " "Elaborating entity \"FullAdder4Bits\" for hierarchy \"FullAdder4Bits:A4\"" {  } { { "Convertidor.vhd" "A4" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder4Bits:A4\|FullAdder:cA0 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder4Bits:A4\|FullAdder:cA0\"" {  } { { "../FullAdder4Bits/FullAdder4Bits.vhd" "cA0" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder4Bits/FullAdder4Bits.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder FullAdder4Bits:A4\|FullAdder:cA0\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"FullAdder4Bits:A4\|FullAdder:cA0\|HalfAdder:HA1\"" {  } { { "../FullAdder/FullAdder.vhd" "HA1" { Text "C:/Users/ASUS/Documents/VHDL/FullAdder/FullAdder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor Conversor:Sum4 " "Elaborating entity \"Conversor\" for hierarchy \"Conversor:Sum4\"" {  } { { "Convertidor.vhd" "Sum4" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg BCD7Seg:BCDDC " "Elaborating entity \"BCD7Seg\" for hierarchy \"BCD7Seg:BCDDC\"" {  } { { "Convertidor.vhd" "BCDDC" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837360 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor:Sum4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor:Sum4\|Mod0\"" {  } { { "../Conversor/Conversor.vhd" "Mod0" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709492837679 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor:Sum4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor:Sum4\|Div0\"" {  } { { "../Conversor/Conversor.vhd" "Div0" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709492837679 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1709492837679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor:Sum4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Conversor:Sum4\|lpm_divide:Mod0\"" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709492837887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor:Sum4\|lpm_divide:Mod0 " "Instantiated megafunction \"Conversor:Sum4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492837888 ""}  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709492837888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492837979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492837992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492837992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492838036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492838036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492838105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492838105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492838164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492838164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor:Sum4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Conversor:Sum4\|lpm_divide:Div0\"" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709492838230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor:Sum4\|lpm_divide:Div0 " "Instantiated megafunction \"Conversor:Sum4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492838230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492838230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492838230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709492838230 ""}  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709492838230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492838265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492838265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492838294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492838294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709492838319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709492838319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1709492838458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DC\[5\] GND " "Pin \"DC\[5\]\" is stuck at GND" {  } { { "Convertidor.vhd" "" { Text "C:/Users/ASUS/Documents/VHDL/Convertidor/Convertidor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709492838512 "|Convertidor|DC[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709492838512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709492838582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709492838936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709492838936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709492839185 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709492839185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709492839185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709492839185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709492839205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 14:07:19 2024 " "Processing ended: Sun Mar 03 14:07:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709492839205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709492839205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709492839205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709492839205 ""}
