Classic Timing Analyzer report for shifter_8
Fri Mar 25 17:04:07 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.806 ns   ; LM   ; Q5 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.806 ns       ; LM   ; Q5 ;
; N/A   ; None              ; 14.731 ns       ; LM   ; Q2 ;
; N/A   ; None              ; 14.606 ns       ; DM   ; Q5 ;
; N/A   ; None              ; 14.538 ns       ; DM   ; Q2 ;
; N/A   ; None              ; 14.526 ns       ; DM   ; Q4 ;
; N/A   ; None              ; 14.524 ns       ; A1   ; Q2 ;
; N/A   ; None              ; 14.476 ns       ; LM   ; Q3 ;
; N/A   ; None              ; 14.426 ns       ; LM   ; Q1 ;
; N/A   ; None              ; 14.388 ns       ; DM   ; Q7 ;
; N/A   ; None              ; 14.342 ns       ; LM   ; Q6 ;
; N/A   ; None              ; 14.314 ns       ; A3   ; Q3 ;
; N/A   ; None              ; 14.302 ns       ; A3   ; Q4 ;
; N/A   ; None              ; 14.291 ns       ; DM   ; Q3 ;
; N/A   ; None              ; 14.246 ns       ; DM   ; Q1 ;
; N/A   ; None              ; 14.227 ns       ; A1   ; Q1 ;
; N/A   ; None              ; 14.220 ns       ; A2   ; Q2 ;
; N/A   ; None              ; 14.179 ns       ; A4   ; Q5 ;
; N/A   ; None              ; 14.158 ns       ; A0   ; Q1 ;
; N/A   ; None              ; 14.149 ns       ; DM   ; Q6 ;
; N/A   ; None              ; 14.049 ns       ; LM   ; Q4 ;
; N/A   ; None              ; 13.967 ns       ; A2   ; Q3 ;
; N/A   ; None              ; 13.925 ns       ; LM   ; LO ;
; N/A   ; None              ; 13.905 ns       ; LM   ; Q7 ;
; N/A   ; None              ; 13.900 ns       ; RM   ; Q0 ;
; N/A   ; None              ; 13.888 ns       ; RM   ; Q5 ;
; N/A   ; None              ; 13.887 ns       ; DM   ; Q0 ;
; N/A   ; None              ; 13.862 ns       ; RM   ; Q6 ;
; N/A   ; None              ; 13.860 ns       ; RM   ; Q3 ;
; N/A   ; None              ; 13.855 ns       ; RM   ; Q4 ;
; N/A   ; None              ; 13.846 ns       ; A6   ; Q6 ;
; N/A   ; None              ; 13.823 ns       ; RM   ; Q1 ;
; N/A   ; None              ; 13.818 ns       ; RM   ; Q2 ;
; N/A   ; None              ; 13.758 ns       ; A7   ; Q7 ;
; N/A   ; None              ; 13.709 ns       ; A5   ; Q5 ;
; N/A   ; None              ; 13.659 ns       ; A2   ; Q1 ;
; N/A   ; None              ; 13.547 ns       ; A0   ; Q0 ;
; N/A   ; None              ; 13.543 ns       ; A4   ; Q4 ;
; N/A   ; None              ; 13.528 ns       ; A6   ; Q7 ;
; N/A   ; None              ; 13.380 ns       ; RM   ; RO ;
; N/A   ; None              ; 13.312 ns       ; A1   ; Q0 ;
; N/A   ; None              ; 13.246 ns       ; A5   ; Q6 ;
; N/A   ; None              ; 13.106 ns       ; A5   ; Q4 ;
; N/A   ; None              ; 13.104 ns       ; A3   ; Q2 ;
; N/A   ; None              ; 13.065 ns       ; A0   ; RO ;
; N/A   ; None              ; 13.046 ns       ; A7   ; LO ;
; N/A   ; None              ; 13.014 ns       ; A6   ; Q5 ;
; N/A   ; None              ; 12.909 ns       ; A7   ; Q6 ;
; N/A   ; None              ; 12.680 ns       ; A4   ; Q3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Mar 25 17:04:06 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shifter_8 -c shifter_8 --timing_analysis_only
Info: Longest tpd from source pin "LM" to destination pin "Q5" is 14.806 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; PIN Node = 'LM'
    Info: 2: + IC(6.919 ns) + CELL(0.624 ns) = 8.537 ns; Loc. = LCCOMB_X28_Y8_N8; Fanout = 1; COMB Node = 'shifter_4:inst|inst11~6'
    Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 9.528 ns; Loc. = LCCOMB_X28_Y8_N26; Fanout = 1; COMB Node = 'shifter_4:inst|inst11'
    Info: 4: + IC(2.162 ns) + CELL(3.116 ns) = 14.806 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q5'
    Info: Total cell delay = 5.358 ns ( 36.19 % )
    Info: Total interconnect delay = 9.448 ns ( 63.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Fri Mar 25 17:04:07 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


