#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep 21 21:09:11 2025
# Process ID         : 421020
# Current directory  : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth
# Command line       : vivado -mode tcl -source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/synthesize.tcl
# Log file           : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/vivado.log
# Journal file       : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/vivado.jou
# Running On         : shp
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 8840HS w/ Radeon 780M Graphics
# CPU Frequency      : 4391.984 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32905 MB
# Swap memory        : 0 MB
# Total Virtual      : 32905 MB
# Available Virtual  : 17582 MB
#-----------------------------------------------------------
source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc
# synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 421233
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2198.105 ; gain = 438.742 ; free physical = 7321 ; free virtual = 15340
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'subdiag_fast' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/subdiag_fast.vhd:49]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_non_spec_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_non_spec_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_cond_br' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_cond_br_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_cond_br_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_cond_br_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_cond_br_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_cond_br' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_non_spec_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_non_spec_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:117]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:117]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:129]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_inner_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_inner_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:129]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:54]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:54]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:291]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:234]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_fork_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_fork_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:175]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:175]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_fifo_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_fifo_break_dv_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_fifo_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_fifo_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_fifo_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_fifo_break_dv_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_fifo_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_fifo_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_fifo_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_fifo_break_dv_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_fifo_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_fifo_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:311]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_buff_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_buff_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:311]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_specGen' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_specGen' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_predictor' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_predictor' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:461]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_predFifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:493]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_predFifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:493]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_one_slot_break_r_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1082]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_one_slot_break_r_inner_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1039]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_one_slot_break_r_inner_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1039]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_one_slot_break_r_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1082]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:745]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:693]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:629]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:629]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:693]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:745]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeSave' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:783]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeSave' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:783]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeCommit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeCommit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:832]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeSC' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeSC' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:882]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeOutput' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeOutput' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:944]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeBranch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeBranch' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_merge_0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'handshake_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_merge_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_save_commit_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_0.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_save_commit_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_0.vhd:30]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_save_commit_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_save_commit_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:138]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:138]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:179]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:179]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:233]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br__parameterized0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br__parameterized0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'subdiag_fast' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/subdiag_fast.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:53]
WARNING: [Synth 8-7129] Port clk in module handshake_spec_commit_1_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_spec_commit_1_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_spec_commit_1_cond_br_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_spec_commit_1_cond_br_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_spec[0] in module handshake_sink_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_2_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_2_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_spec[0] in module handshake_spec_save_commit_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_spec[0] in module handshake_spec_save_commit_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_speculating_branch_0_inner_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_speculating_branch_0_inner_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port spec_tag_data[0] in module handshake_speculating_branch_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_merge_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_merge_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_valid in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_andi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_inner_merge is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.613 ; gain = 663.250 ; free physical = 7116 ; free virtual = 15137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.613 ; gain = 663.250 ; free physical = 7116 ; free virtual = 15137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.613 ; gain = 663.250 ; free physical = 7116 ; free virtual = 15137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2422.613 ; gain = 0.000 ; free physical = 7115 ; free virtual = 15136
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.141 ; gain = 0.000 ; free physical = 7142 ; free virtual = 15164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2483.176 ; gain = 0.000 ; free physical = 7140 ; free virtual = 15162
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.176 ; gain = 723.812 ; free physical = 7117 ; free virtual = 15139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.145 ; gain = 731.781 ; free physical = 7118 ; free virtual = 15140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.145 ; gain = 731.781 ; free physical = 7118 ; free virtual = 15140
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1107]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'handshake_speculator_0_specGen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    kill |                               01 |                               01
          kill_only_data |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'handshake_speculator_0_specGen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2491.145 ; gain = 731.781 ; free physical = 7115 ; free virtual = 15121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               34 Bit    Registers := 10    
	               33 Bit    Registers := 44    
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 200   
+---RAMs : 
	              512 Bit	(16 X 32 bit)          RAMs := 2     
	               16 Bit	(16 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 17    
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 224   
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'inner/ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'inner/ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP inner/ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator inner/ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP inner/ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP inner/ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator inner/ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP inner/ip/SignificandMultiplication/tile_1_mult/Mint.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2539.168 ; gain = 779.805 ; free physical = 8041 ; free virtual = 16033
---------------------------------------------------------------------------------
 Sort Area is  inner/ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  inner/ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+------------+-----------+----------------------+--------------+
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
+------------------------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2539.168 ; gain = 779.805 ; free physical = 8062 ; free virtual = 16054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2596.238 ; gain = 836.875 ; free physical = 8010 ; free virtual = 16002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------+------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+------------+-----------+----------------------+--------------+
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
+------------------------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2623.246 ; gain = 863.883 ; free physical = 7987 ; free virtual = 15979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7885 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7885 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7883 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7882 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|subdiag_fast | addf0/inner/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|subdiag_fast | addf0/inner/ip/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/inner/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|subdiag_fast | addf0/inner/ip/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|subdiag_fast | addf0/inner/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/inner/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/inner/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/inner/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/inner/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|subdiag_fast | addf0/inner/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/inner/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/inner/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    67|
|2     |DSP48E1  |     2|
|3     |LUT1     |    30|
|4     |LUT2     |   157|
|5     |LUT3     |   424|
|6     |LUT4     |   218|
|7     |LUT5     |   522|
|8     |LUT6     |   955|
|9     |MUXF7    |    66|
|10    |RAM32M   |    20|
|11    |RAM32X1D |     8|
|12    |SRL16E   |    67|
|13    |FDRE     |  2324|
|14    |FDSE     |    37|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2742.059 ; gain = 922.133 ; free physical = 7884 ; free virtual = 15876
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.066 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2742.066 ; gain = 0.000 ; free physical = 8050 ; free virtual = 16043
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.086 ; gain = 0.000 ; free physical = 8049 ; free virtual = 16041
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete | Checksum: fb2b72d
INFO: [Common 17-83] Releasing license: Synthesis
547 Infos, 121 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2798.121 ; gain = 1228.820 ; free physical = 8047 ; free virtual = 16039
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2210.824; main = 2177.506; forked = 333.302
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3564.234; main = 2798.090; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/utilization_post_syn.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:10:28 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : subdiag_fast
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                | 2129 |     0 |          0 |    101400 |  2.10 |
|   LUT as Logic             | 1966 |     0 |          0 |    101400 |  1.94 |
|   LUT as Memory            |  163 |     0 |          0 |     35000 |  0.47 |
|     LUT as Distributed RAM |   96 |     0 |            |           |       |
|     LUT as Shift Register  |   67 |     0 |            |           |       |
| Slice Registers            | 2361 |     0 |          0 |    202800 |  1.16 |
|   Register as Flip Flop    | 2361 |     0 |          0 |    202800 |  1.16 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |   66 |     0 |          0 |     50700 |  0.13 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 37    |          Yes |         Set |            - |
| 2324  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |       600 |  0.33 |
|   DSP48E1 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2324 |        Flop & Latch |
| LUT6     |  955 |                 LUT |
| LUT5     |  522 |                 LUT |
| LUT3     |  424 |                 LUT |
| LUT4     |  218 |                 LUT |
| LUT2     |  157 |                 LUT |
| RAMD32   |  136 |  Distributed Memory |
| SRL16E   |   67 |  Distributed Memory |
| CARRY4   |   67 |          CarryLogic |
| MUXF7    |   66 |               MuxFx |
| RAMS32   |   40 |  Distributed Memory |
| FDSE     |   37 |        Flop & Latch |
| LUT1     |   30 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:10:31 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.304ns  (required time - arrival time)
  Source:                 mulf0/inner/ip/RoundingAdder/X_2_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speculator0/one_slot_break_r/inner/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 2.331ns (17.935%)  route 10.666ns (82.065%))
  Logic Levels:           33  (CARRY4=8 LUT3=1 LUT4=1 LUT5=3 LUT6=20)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2605, unset)         0.537     0.537    mulf0/inner/ip/RoundingAdder/clk
                         FDRE                                         r  mulf0/inner/ip/RoundingAdder/X_2_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  mulf0/inner/ip/RoundingAdder/X_2_d2_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    mulf0/inner/ip/RoundingAdder/X_2_d2[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_29/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     1.982 f  mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_9/O[1]
                         net (fo=22, unplaced)        0.413     2.395    mulf0/inner/ip/RoundingAdder/p_0_in[32]
                         LUT5 (Prop_lut5_I2_O)        0.125     2.520 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_44/O
                         net (fo=1, unplaced)         0.742     3.262    mulf0/inner/ip/RoundingAdder/mulf0_result[23]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.305 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_31/O
                         net (fo=6, unplaced)         0.302     3.607    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_31_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.650 r  mulf0/inner/ip/RoundingAdder/ltOp_carry_i_32/O
                         net (fo=21, unplaced)        0.331     3.981    mulf0/inner/ip/RoundingAdder/ltOp_carry_i_32_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.024 f  mulf0/inner/ip/RoundingAdder/ltOp_carry_i_22/O
                         net (fo=3, unplaced)         0.288     4.312    buffer4/inner/fifo/ltOp_carry_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.355 r  buffer4/inner/fifo/ltOp_carry_i_3__0/O
                         net (fo=1, unplaced)         0.497     4.852    cmpf0/inner/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.105 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.112    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.166    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.220    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.628     5.902    mulf0/inner/ip/RoundingAdder/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.945 r  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_65/O
                         net (fo=1, unplaced)         0.270     6.215    mulf0/inner/ip/RoundingAdder/dataReg[2]_i_65_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.258 f  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_27/O
                         net (fo=1, unplaced)         0.270     6.528    buffer4/inner/fifo/dataReg[2]_i_3
                         LUT6 (Prop_lut6_I2_O)        0.043     6.571 f  buffer4/inner/fifo/dataReg[2]_i_10/O
                         net (fo=1, unplaced)         0.270     6.841    mulf0/inner/ip/RoundingAdder/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.884 f  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_3/O
                         net (fo=9, unplaced)         0.311     7.195    speculator0/predFifo0/andi0_result
                         LUT6 (Prop_lut6_I1_O)        0.043     7.238 f  speculator0/predFifo0/dataReg[4]_i_5/O
                         net (fo=8, unplaced)         0.308     7.546    speculator0/one_slot_break_r/inner/control/DataR116_out__2
                         LUT6 (Prop_lut6_I4_O)        0.043     7.589 f  speculator0/one_slot_break_r/inner/control/tmp_valid_out_i_19/O
                         net (fo=19, unplaced)        0.466     8.055    speculator0/one_slot_break_r/inner/control/one_slot_break_r_control_outs[2]
                         LUT5 (Prop_lut5_I0_O)        0.043     8.098 r  speculator0/one_slot_break_r/inner/control/transmitValue_i_6/O
                         net (fo=4, unplaced)         0.766     8.864    speculator0/one_slot_break_r/inner/control/transmitValue_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     8.907 r  speculator0/one_slot_break_r/inner/control/transmitValue_i_2__7/O
                         net (fo=12, unplaced)        0.318     9.225    speculator0/one_slot_break_r/inner/control/transmitValue_i_2__7_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     9.268 r  speculator0/one_slot_break_r/inner/control/Head[3]_i_6__0/O
                         net (fo=6, unplaced)         0.302     9.570    speculator0/one_slot_break_r/inner/control/Head[3]_i_6__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     9.613 r  speculator0/one_slot_break_r/inner/control/outputValid_i_4__0/O
                         net (fo=2, unplaced)         0.253     9.866    speculator0/one_slot_break_r/inner/control/outs_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     9.909 f  speculator0/one_slot_break_r/inner/control/outputValid_i_2__5/O
                         net (fo=4, unplaced)         0.431    10.340    fork4/inner/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043    10.383 r  fork4/inner/control/generateBlocks[0].regblock/transmitValue_i_3__2/O
                         net (fo=9, unplaced)         0.311    10.694    speculator0/one_slot_break_r/inner/control/transmitValue_reg_24
                         LUT6 (Prop_lut6_I2_O)        0.043    10.737 f  speculator0/one_slot_break_r/inner/control/Head[3]_i_5__0/O
                         net (fo=3, unplaced)         0.425    11.162    speculator0/one_slot_break_r/inner/control/spec_save_commit1/CurrEn14_out
                         LUT6 (Prop_lut6_I1_O)        0.043    11.205 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_8/O
                         net (fo=2, unplaced)         0.253    11.458    speculator0/one_slot_break_r/inner/control/transmitValue_i_8_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    11.501 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1/O
                         net (fo=7, unplaced)         0.305    11.806    speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    11.849 f  speculator0/one_slot_break_r/inner/control/Head[3]_i_3__0/O
                         net (fo=7, unplaced)         0.305    12.154    speculator0/one_slot_break_r/inner/control/Head[3]_i_3__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043    12.197 f  speculator0/one_slot_break_r/inner/control/Tail[3]_i_4__0/O
                         net (fo=8, unplaced)         0.308    12.505    speculator0/one_slot_break_r/inner/control/buffer5_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043    12.548 r  speculator0/one_slot_break_r/inner/control/transmitValue_i_5/O
                         net (fo=5, unplaced)         0.298    12.846    speculator0/one_slot_break_r/inner/control/transmitValue_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    12.889 r  speculator0/one_slot_break_r/inner/control/fullReg_i_5__0/O
                         net (fo=6, unplaced)         0.302    13.191    speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]
                         LUT6 (Prop_lut6_I4_O)        0.043    13.234 r  speculator0/one_slot_break_r/inner/control/dataReg[4]_i_1/O
                         net (fo=5, unplaced)         0.300    13.534    speculator0/one_slot_break_r/inner/regEnable
                         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=2605, unset)         0.510    10.510    speculator0/one_slot_break_r/inner/clk
                         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.245    10.230    speculator0/one_slot_break_r/inner/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -3.304    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Retarget | Checksum: 1b40e7d29
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Constant propagation | Checksum: 1b40e7d29
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7621 ; free virtual = 15613
Sweep | Checksum: 20052c5fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
BUFG optimization | Checksum: 20052c5fb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Shift Register Optimization | Checksum: 20052c5fb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Post Processing Netlist | Checksum: 20052c5fb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15607
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7611 ; free virtual = 15604
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7611 ; free virtual = 15604
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 54 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 24, two critical 2, total 26, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 26 LUTs, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 2 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7719 ; free virtual = 15715
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7744 ; free virtual = 15739

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |             19  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           28  |             19  |                    46  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 176e6929c
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-128.711 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.320. For the most accurate timing information please run report_timing.
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15608
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7605 ; free virtual = 15598
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.73s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7570 ; free virtual = 15562
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.432 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.432 |
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.432 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/dataReg[1].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/dataReg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.333 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/dataReg[2].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/dataReg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.234 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/dataReg[3].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[3]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/dataReg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.135 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/Q[0].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[4]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.217 | TNS=-1.036 |
INFO: [Physopt 32-702] Processed net speculator0/one_slot_break_r/inner/dataReg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/inner/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_5__0_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-0.724 |
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_5__0_comp_1.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/fullReg_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.085 | TNS=-0.376 |
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/E[0]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/dataReg[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.299 |
INFO: [Physopt 32-702] Processed net fork7/inner/control/generateBlocks[0].regblock/transmitValue_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_reg_9. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_1__7_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/speculator0_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.238 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[9]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[9][0]_i_1_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[9][0]_i_1_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.170 |
INFO: [Physopt 32-702] Processed net fork7/inner/control/generateBlocks[3].regblock/transmitValue_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_reg_8. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_1__6_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/speculator0_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.045 | TNS=-0.123 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[1][0]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[1][0]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.068 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[13]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[13][0]_i_1_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[13][0]_i_1_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.023 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[5]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[5][0]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[5][0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.243  |          1.432  |            0  |              0  |                    13  |           0  |           2  |  00:00:01  |
|  Total          |          0.243  |          1.432  |            0  |              0  |                    13  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6761 ; free virtual = 14926
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.22s |  WALL: 0.37s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.293 ; gain = 0.000 ; free physical = 6717 ; free virtual = 14884
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.402 | TNS=-7.231 | WHS=0.104 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.402 | TNS=-7.231 | WHS=0.104 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/dataReg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/inner/ip/RoundingAdder/X_2_d2[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fullReg_i_11_n_0.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fullReg_i_11_n_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_11_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.372. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fullReg_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork7/inner/control/generateBlocks[3].regblock/transmitValue_0.
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/control/speculator0_outs_ready.  Re-placed instance speculator0/one_slot_break_r/inner/control/transmitValue_i_3__0_comp_1
INFO: [Physopt 32-952] Improved path group WNS = -0.348. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/speculator0_outs_ready.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/buffer5_outs_ready.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/buffer5_outs_ready. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/Tail[3]_i_4__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/Head[3]_i_3__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[0].
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[0]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.174. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fullReg_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/transmitValue_i_9_n_0.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_i_9_n_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.042. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/Head[0]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/transmitValue_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/spec_save_commit1/CurrEn14_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork4/inner/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/ctrlEnd_ready_reg_0.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/ctrlEnd_ready_reg_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/outputValid_i_2__7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/outputValid_reg_2.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_i_9_n_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_9_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.004. Path group: clk. Processed net: spec_save_commit0/CurrEmpty_reg_1.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/ctrlEnd_ready_reg_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/outputValid_i_2__7_comp_1.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/outs_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.008 | TNS=0.000 | WHS=0.104 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.008 | TNS=0.000 | WHS=0.104 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.301 ; gain = 0.000 ; free physical = 7059 ; free virtual = 15279
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.301 ; gain = 0.000 ; free physical = 7059 ; free virtual = 15279
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.008 | TNS=0.000 | WHS=0.104 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.410  |          7.231  |            0  |              0  |                     8  |           0  |           1  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.301 ; gain = 0.000 ; free physical = 7059 ; free virtual = 15279
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.301 ; gain = 30.398 ; free physical = 7057 ; free virtual = 15277
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/utilization_post_pr.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:11:17 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : subdiag_fast
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 | 2113 |     0 |          0 |    101400 |  2.08 |
|   LUT as Logic             | 1983 |     0 |          0 |    101400 |  1.96 |
|   LUT as Memory            |  130 |     0 |          0 |     35000 |  0.37 |
|     LUT as Distributed RAM |   88 |     0 |            |           |       |
|     LUT as Shift Register  |   42 |     0 |            |           |       |
| Slice Registers            | 2363 |     0 |          0 |    202800 |  1.17 |
|   Register as Flip Flop    | 2363 |     0 |          0 |    202800 |  1.17 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |   66 |     0 |          0 |     50700 |  0.13 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 37    |          Yes |         Set |            - |
| 2326  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  936 |     0 |          0 |     25350 |  3.69 |
|   SLICEL                                   |  598 |     0 |            |           |       |
|   SLICEM                                   |  338 |     0 |            |           |       |
| LUT as Logic                               | 1983 |     0 |          0 |    101400 |  1.96 |
|   using O5 output only                     |    0 |       |            |           |       |
|   using O6 output only                     | 1649 |       |            |           |       |
|   using O5 and O6                          |  334 |       |            |           |       |
| LUT as Memory                              |  130 |     0 |          0 |     35000 |  0.37 |
|   LUT as Distributed RAM                   |   88 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   88 |       |            |           |       |
|   LUT as Shift Register                    |   42 |     0 |            |           |       |
|     using O5 output only                   |    5 |       |            |           |       |
|     using O6 output only                   |   12 |       |            |           |       |
|     using O5 and O6                        |   25 |       |            |           |       |
| Slice Registers                            | 2363 |     0 |          0 |    202800 |  1.17 |
|   Register driven from within the Slice    |  695 |       |            |           |       |
|   Register driven from outside the Slice   | 1668 |       |            |           |       |
|     LUT in front of the register is unused |  995 |       |            |           |       |
|     LUT in front of the register is used   |  673 |       |            |           |       |
| Unique Control Sets                        |   84 |       |          0 |     25350 |  0.33 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |       600 |  0.33 |
|   DSP48E1 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2326 |        Flop & Latch |
| LUT6     |  966 |                 LUT |
| LUT5     |  515 |                 LUT |
| LUT3     |  426 |                 LUT |
| LUT4     |  220 |                 LUT |
| LUT2     |  164 |                 LUT |
| RAMD32   |  136 |  Distributed Memory |
| SRL16E   |   67 |  Distributed Memory |
| CARRY4   |   67 |          CarryLogic |
| MUXF7    |   66 |               MuxFx |
| RAMS32   |   40 |  Distributed Memory |
| FDSE     |   37 |        Flop & Latch |
| LUT1     |   26 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:11:17 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mulf0/inner/ip/RoundingAdder/X_2_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speculator0/one_slot_break_r/inner/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.713ns  (logic 2.246ns (23.125%)  route 7.467ns (76.875%))
  Logic Levels:           30  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2607, unset)         1.406     1.406    mulf0/inner/ip/RoundingAdder/clk
    SLICE_X28Y88         FDRE                                         r  mulf0/inner/ip/RoundingAdder/X_2_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.204     1.610 r  mulf0/inner/ip/RoundingAdder/X_2_d2_reg[1]/Q
                         net (fo=2, routed)           0.327     1.937    mulf0/inner/ip/RoundingAdder/X_2_d2[1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.390     2.327 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.327    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_29_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.380 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.380    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_11_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.433 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.433    mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_10_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.544 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__2_i_9/O[0]
                         net (fo=25, routed)          0.500     3.044    mulf0/inner/ip/RoundingAdder/p_0_in[31]
    SLICE_X27Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.168 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_43/O
                         net (fo=1, routed)           0.353     3.521    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_43_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I0_O)        0.043     3.564 r  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_31/O
                         net (fo=6, routed)           0.246     3.810    mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_31_n_0
    SLICE_X25Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.853 r  mulf0/inner/ip/RoundingAdder/ltOp_carry_i_32/O
                         net (fo=21, routed)          0.276     4.129    mulf0/inner/ip/RoundingAdder/ltOp_carry_i_32_n_0
    SLICE_X25Y90         LUT6 (Prop_lut6_I1_O)        0.043     4.172 f  mulf0/inner/ip/RoundingAdder/ltOp_carry__1_i_25/O
                         net (fo=3, routed)           0.444     4.616    buffer4/inner/fifo/ltOp_carry__1_3
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.043     4.659 r  buffer4/inner/fifo/ltOp_carry__1_i_4__0/O
                         net (fo=1, routed)           0.385     5.044    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__2_0[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.313 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.313    cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.366 r  cmpf0/inner/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.378     5.745    mulf0/inner/ip/RoundingAdder/CO[0]
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.043     5.788 f  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_65/O
                         net (fo=1, routed)           0.196     5.984    mulf0/inner/ip/RoundingAdder/dataReg[2]_i_65_n_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.027 r  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_27/O
                         net (fo=1, routed)           0.104     6.131    buffer4/inner/fifo/dataReg[2]_i_3
    SLICE_X26Y96         LUT6 (Prop_lut6_I2_O)        0.043     6.174 r  buffer4/inner/fifo/dataReg[2]_i_10/O
                         net (fo=1, routed)           0.107     6.280    mulf0/inner/ip/RoundingAdder/dataReg_reg[0]_0
    SLICE_X26Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.323 r  mulf0/inner/ip/RoundingAdder/dataReg[2]_i_3/O
                         net (fo=9, routed)           0.243     6.567    speculator0/predFifo0/andi0_result
    SLICE_X27Y96         LUT6 (Prop_lut6_I2_O)        0.043     6.610 f  speculator0/predFifo0/dataReg[1]_i_1/O
                         net (fo=3, routed)           0.193     6.803    speculator0/one_slot_break_r/inner/control/D[0]
    SLICE_X31Y96         LUT3 (Prop_lut3_I2_O)        0.043     6.846 f  speculator0/one_slot_break_r/inner/control/tmp_valid_out_i_20/O
                         net (fo=18, routed)          0.373     7.218    speculator0/one_slot_break_r/inner/control/one_slot_break_r_control_outs[0]
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.043     7.261 f  speculator0/one_slot_break_r/inner/control/Tail[3]_i_3__2/O
                         net (fo=6, routed)           0.357     7.619    speculator0/one_slot_break_r/inner/control/Tail[3]_i_3__2_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.043     7.662 f  speculator0/one_slot_break_r/inner/control/Curr[0]_i_12/O
                         net (fo=4, routed)           0.248     7.909    speculator0/one_slot_break_r/inner/control/Curr[0]_i_12_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.043     7.952 f  speculator0/one_slot_break_r/inner/control/i__i_11/O
                         net (fo=1, routed)           0.240     8.192    speculator0/one_slot_break_r/inner/control/fork6_outs_1_valid
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.043     8.235 f  speculator0/one_slot_break_r/inner/control/i__i_4/O
                         net (fo=12, routed)          0.321     8.556    speculator0/one_slot_break_r/inner/control/spec_save_commit1_outs_valid
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.043     8.599 f  speculator0/one_slot_break_r/inner/control/outputValid_i_5/O
                         net (fo=2, routed)           0.186     8.785    speculator0/one_slot_break_r/inner/control/outputValid_reg_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.043     8.828 f  speculator0/one_slot_break_r/inner/control/outputValid_i_2__5/O
                         net (fo=4, routed)           0.321     9.150    fork4/inner/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.043     9.193 r  fork4/inner/control/generateBlocks[0].regblock/transmitValue_i_3__2/O
                         net (fo=9, routed)           0.217     9.410    speculator0/one_slot_break_r/inner/control/transmitValue_reg_24
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.043     9.453 f  speculator0/one_slot_break_r/inner/control/Head[3]_i_5__0/O
                         net (fo=3, routed)           0.349     9.802    speculator0/one_slot_break_r/inner/control/spec_save_commit1/CurrEn14_out
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.043     9.845 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_8/O
                         net (fo=2, routed)           0.255    10.100    speculator0/one_slot_break_r/inner/control/transmitValue_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.043    10.143 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1/O
                         net (fo=9, routed)           0.216    10.359    speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.043    10.402 f  speculator0/one_slot_break_r/inner/control/Tail[3]_i_4__0_comp/O
                         net (fo=8, routed)           0.212    10.615    speculator0/one_slot_break_r/inner/control/buffer5_outs_ready
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.043    10.658 r  speculator0/one_slot_break_r/inner/control/fullReg_i_5__0_comp_1/O
                         net (fo=6, routed)           0.220    10.878    speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]
    SLICE_X36Y94         LUT6 (Prop_lut6_I1_O)        0.043    10.921 r  speculator0/one_slot_break_r/inner/control/dataReg[4]_i_1_comp/O
                         net (fo=5, routed)           0.198    11.119    speculator0/one_slot_break_r/inner/regEnable
    SLICE_X37Y93         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=2607, unset)         1.276    11.276    speculator0/one_slot_break_r/inner/clk
    SLICE_X37Y93         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[0]/C
                         clock pessimism              0.087    11.363    
                         clock uncertainty           -0.035    11.328    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.201    11.127    speculator0/one_slot_break_r/inner/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.008    




# write_checkpoint -force /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7049 ; free virtual = 15267
Wrote PlaceDB: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7045 ; free virtual = 15267
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7045 ; free virtual = 15267
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7041 ; free virtual = 15264
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7041 ; free virtual = 15264
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7040 ; free virtual = 15265
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7040 ; free virtual = 15265
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 21:11:18 2025...
