Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 20:38:44 2019
| Host         : aquila running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TeaTop_control_sets_placed.rpt
| Design       : TeaTop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1441 |          499 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             227 |          160 |
| Yes          | No                    | No                     |              25 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+
|                Clock Signal               |                    Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/count[6]_i_2_n_10            |                                          |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[7]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[3]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[6]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[1]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[0]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[4]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[2]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/temp_byte[5]_i_1_n_10        | rst_IBUF                                 |                1 |              1 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/FSM_onehot_state[4]_i_1_n_10 | rst_IBUF                                 |                1 |              5 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/count[6]_i_2_n_10            | UART_COLLECTOR/BYTE_RX/count[6]_i_1_n_10 |                2 |              6 |
|  clk_IBUF                                 | UART_COLLECTOR/state_index                          | rst_IBUF                                 |                4 |              8 |
|  clk_IBUF                                 | UART_COLLECTOR/BYTE_RX/E[0]                         | rst_IBUF                                 |                2 |              8 |
|  ENCIPHERER/round_reg[7]_i_2_n_10         |                                                     |                                          |                3 |              8 |
|  ENCIPHERER/next_round_reg[7]_i_2_n_10    |                                                     |                                          |                3 |              8 |
|  DECIPHERER/round_reg[7]_i_2__0_n_10      |                                                     |                                          |                3 |              8 |
|  DECIPHERER/next_round_reg[7]_i_2__0_n_10 |                                                     |                                          |                3 |              8 |
|  clk_IBUF                                 |                                                     |                                          |                5 |             14 |
|  hc_reg_reg[9]_i_2_n_10                   |                                                     |                                          |               14 |             23 |
|  hc_reg_reg[9]_i_2_n_10                   | VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable        |                                          |               13 |             24 |
|  ENCIPHERER/t11_reg[26]_i_2_n_10          |                                                     |                                          |                7 |             27 |
|  ENCIPHERER/t4_reg[26]_i_2_n_10           |                                                     |                                          |               11 |             27 |
|  DECIPHERER/t11_reg[26]_i_2__0_n_10       |                                                     |                                          |               11 |             27 |
|  DECIPHERER/t4_reg[26]_i_2__0_n_10        |                                                     |                                          |                8 |             27 |
|  ENCIPHERER/t1_reg[31]_i_2_n_10           |                                                     |                                          |                9 |             28 |
|  ENCIPHERER/t8_reg[31]_i_2_n_10           |                                                     |                                          |                8 |             28 |
|  DECIPHERER/t1_reg[31]_i_2__0_n_10        |                                                     |                                          |               11 |             28 |
|  DECIPHERER/t8_reg[31]_i_1_n_10           |                                                     |                                          |                8 |             28 |
|  n_5_1188_BUFG                            |                                                     |                                          |               10 |             32 |
|  ENCIPHERER/v0_reg[31]_i_2_n_10           |                                                     |                                          |               11 |             32 |
|  ENCIPHERER/v1_reg[31]_i_2_n_10           |                                                     |                                          |               15 |             32 |
|  ENCIPHERER/next_sum_reg[31]_i_2_n_10     |                                                     |                                          |               10 |             32 |
|  ENCIPHERER/t2_reg[31]_i_2_n_10           |                                                     |                                          |               10 |             32 |
|  n_9_1204_BUFG                            |                                                     |                                          |               11 |             32 |
|  ENCIPHERER/t3_reg[31]_i_2_n_10           |                                                     |                                          |               10 |             32 |
|  ENCIPHERER/t5_reg[31]_i_2_n_10           |                                                     |                                          |                8 |             32 |
|  ENCIPHERER/t6_reg[31]_i_2_n_10           |                                                     |                                          |                8 |             32 |
|  n_4_1183_BUFG                            |                                                     |                                          |               15 |             32 |
|  DECIPHERER/next_sum_reg[31]_i_2__0_n_10  |                                                     |                                          |                9 |             32 |
|  DECIPHERER/next_v0_reg[31]_i_2_n_10      |                                                     |                                          |               11 |             32 |
|  DECIPHERER/next_v1_reg[31]_i_2_n_10      |                                                     |                                          |               12 |             32 |
|  DECIPHERER/sum_reg[31]_i_2_n_10          |                                                     |                                          |               10 |             32 |
|  n_6_1189_BUFG                            |                                                     |                                          |               11 |             32 |
|  DECIPHERER/t10_reg[31]_i_2_n_10          |                                                     |                                          |               10 |             32 |
|  n_1_1187_BUFG                            |                                                     |                                          |               11 |             32 |
|  n_8_1192_BUFG                            |                                                     |                                          |               13 |             32 |
|  DECIPHERER/t13_reg[31]_i_2_n_10          |                                                     |                                          |                9 |             32 |
|  DECIPHERER/t14_reg[31]_i_2_n_10          |                                                     |                                          |                9 |             32 |
|  n_3_1184_BUFG                            |                                                     |                                          |               11 |             32 |
|  DECIPHERER/t2_reg[31]_i_2__0_n_10        |                                                     |                                          |               11 |             32 |
|  n_2_1194_BUFG                            |                                                     |                                          |                9 |             32 |
|  DECIPHERER/t3_reg[31]_i_2__0_n_10        |                                                     |                                          |               11 |             32 |
|  DECIPHERER/t12_reg[31]_i_2_n_10          |                                                     |                                          |               10 |             32 |
|  DECIPHERER/t6_reg[31]_i_2__0_n_10        |                                                     |                                          |               11 |             32 |
|  n_7_1191_BUFG                            |                                                     |                                          |               11 |             32 |
|  DECIPHERER/t7_reg[31]_i_2_n_10           |                                                     |                                          |                8 |             32 |
|  DECIPHERER/t9_reg[31]_i_2_n_10           |                                                     |                                          |               11 |             32 |
|  DECIPHERER/v0_reg[31]_i_2__0_n_10        |                                                     |                                          |               11 |             32 |
|  DECIPHERER/v1_reg[31]_i_2__0_n_10        |                                                     |                                          |               10 |             32 |
|  DECIPHERER/t5_reg[31]_i_2__0_n_10        |                                                     |                                          |               12 |             32 |
|  output_data_reg[63]_i_1_n_10             |                                                     |                                          |               25 |             64 |
|  n_0_1315_BUFG                            |                                                     |                                          |               31 |             64 |
|  clk_IBUF                                 |                                                     | rst_IBUF                                 |              160 |            227 |
+-------------------------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+


