# UART Driver/Monitor ã‚¿ã‚¤ãƒŸãƒ³ã‚°ä¸æ•´åˆ Root Cause & ä¿®æ­£ãƒ‘ãƒƒãƒ

## TL;DRï¼ˆã‚¨ã‚°ã‚¼ã‚¯ãƒ†ã‚£ãƒ–ã‚µãƒžãƒªãƒ¼ï¼‰

### æœ€æœ‰åŠ› Root Causeï¼ˆå„ªå…ˆåº¦é †ï¼‰

#### ðŸ”´ CRITICAL #1: Driver ã® `collect_uart_byte()` ãŒæ™‚é–“ãƒ™ãƒ¼ã‚¹ã§ Monitor ã¯ã‚¯ãƒ­ãƒƒã‚¯åŒæœŸ
- **ç—‡çŠ¶**: Monitor ãŒ TX å¿œç­”ã®æœ€åˆã®ãƒã‚¤ãƒˆï¼ˆSOF=0x5Aï¼‰ã‚’æ­£ã—ãæ¤œå‡ºã—ãŸãŒã€Driver ã¯ 0xAD ã¨èª¤èª­ï¼ˆ1ãƒ“ãƒƒãƒˆãšã‚Œï¼‰
- **æ ¹æœ¬åŽŸå› **: 
  - Driver: `#(half_bit_ns)` ã§æ™‚é–“ãƒ™ãƒ¼ã‚¹å¾…æ©Ÿ â†’ **ã‚¯ãƒ­ãƒƒã‚¯ã¨éžåŒæœŸ**ã€ã‚¹ã‚¿ãƒ¼ãƒˆãƒ“ãƒƒãƒˆä¸­å¿ƒã‚’æ­£ç¢ºã«ã‚µãƒ³ãƒ—ãƒ«ã§ããªã„
  - Monitor: `repeat (cfg.bit_time_cycles / 2) @(posedge vif.clk)` â†’ **ã‚¯ãƒ­ãƒƒã‚¯åŒæœŸ**ã€æ­£ç¢ºã«ã‚¹ã‚¿ãƒ¼ãƒˆãƒ“ãƒƒãƒˆä¸­å¿ƒã‚’ã‚µãƒ³ãƒ—ãƒ«
- **ã‚¿ã‚¤ãƒ ã‚¹ã‚¿ãƒ³ãƒ—è¨¼æ‹ **:
  ```
  @ 11,924,000 ns: Driver ãŒ negedge vif.uart_tx æ¤œå‡ºï¼ˆTX å¿œç­”é–‹å§‹ï¼‰
  @ 11,924,064 ns: Driver ãŒ #(half_bit_ns=64ns) å¾Œã«ã‚µãƒ³ãƒ—ãƒ« â†’ âŒ data[0] ã®é–‹å§‹ã«åˆ°é”
  @ 12,116,000 ns: collect_uart_byte() ãŒ data[0]=1 ã‚’ã‚µãƒ³ãƒ—ãƒ« â†’ âœ… Monitor ã¯ bit[1]=0 ã‚’ã‚µãƒ³ãƒ—ãƒ«ï¼ˆSOF=0x5A ã® bit1ï¼‰
  @ 13,140,000 ns: Monitor ãŒ 0x5A ã¨æ­£ã—ãå ±å‘Šã€Driver ã¯ 0xAD ã¨èª¤èª­
  ```
- **å½±éŸ¿ç¯„å›²**: ã™ã¹ã¦ã® TX å¿œç­”ã§1ãƒ“ãƒƒãƒˆã‚·ãƒ•ãƒˆã‚¨ãƒ©ãƒ¼ã€CRC æ¤œè¨¼å¤±æ•—ã€ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆé€£éŽ–
- **ä¿®æ­£ãƒ•ã‚¡ã‚¤ãƒ«**: `sim/uvm/agents/uart/uart_driver.sv` line 1091-1120

#### ðŸŸ¡ MEDIUM #2: cfg.baud_rate ãŒ 7.8 Mbps ã«è¨­å®šã•ã‚Œã¦ã„ã‚‹ï¼ˆ115200 bps ã§ã¯ãªã„ï¼‰
- **ç—‡çŠ¶**: ãƒ†ã‚¹ãƒˆãƒ­ã‚°ã« `baud_rate = 7,812,500 (0x773594)` ã¨è¨˜éŒ²
- **æ ¹æœ¬åŽŸå› **: cfg.baud_rate ã®åˆæœŸåŒ–æ™‚ã« `BAUD_RATE` ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ãŒèª¤è¨­å®šã•ã‚ŒãŸå¯èƒ½æ€§
- **æœŸå¾…å€¤**: 115,200 bps
- **å®Ÿæ¸¬å€¤**: 7,812,500 bps (125 MHz / 16)
- **å½±éŸ¿**: DUT ã®ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆï¼ˆãŠãã‚‰ã 115200 bps å›ºå®šï¼‰ã¨ä¸ä¸€è‡´ã€ã™ã¹ã¦ã®é€šä¿¡ãŒå¤±æ•—
- **ä¿®æ­£ãƒ•ã‚¡ã‚¤ãƒ«**: `sim/uvm/env/uart_axi4_env_config.sv` line 8-9, `sim/uvm/packages/uart_axi4_test_pkg.sv` (BAUD_RATE å®šæ•°å®šç¾©)

#### ðŸŸ¢ LOW #3: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³é…å»¶ (147 Âµs ã§ 300ç§’ wall-clock)
- **ç—‡çŠ¶**: wall-clock / sim-time ratio = ~8,113,636 : 1
- **ä»®èª¬**:
  1. **ãƒ­ã‚°I/O ãƒœãƒˆãƒ«ãƒãƒƒã‚¯**: å¤§é‡ã® `uvm_info` å‡ºåŠ›ï¼ˆ223 info, 40+ driver byte logsï¼‰
  2. **Wave dump ã‚µã‚¤ã‚º**: MXD ãƒ•ã‚©ãƒ¼ãƒžãƒƒãƒˆã€å…¨ä¿¡å· dump
  3. **DSIM ã‚¿ã‚¤ãƒžå®Ÿè£…**: `#` delay ã®å†…éƒ¨å®Ÿè£…ãŒé…ã„å¯èƒ½æ€§
- **çŸ­æœŸãƒ¯ãƒ¼ã‚¯ã‚¢ãƒ©ã‚¦ãƒ³ãƒ‰**: ãƒ­ã‚°æŠ‘åˆ¶ï¼ˆ`+UVM_VERBOSITY=UVM_NONE`ï¼‰ã€wave dump ç„¡åŠ¹åŒ–ï¼ˆ`+WAVES_ON=0`ï¼‰ã§è¨ˆæ¸¬
- **ä¿®æ­£**: ãƒ­ã‚°ãƒ¬ãƒ™ãƒ«èª¿æ•´ã€wave dump ç¯„å›²é™å®š

---

## ðŸ› ï¸ ä¿®æ­£ãƒ‘ãƒƒãƒï¼ˆSHORT-TERM - å³åº§ã«è©¦ã›ã‚‹ãƒ¯ãƒ¼ã‚¯ã‚¢ãƒ©ã‚¦ãƒ³ãƒ‰ï¼‰

### Patch #1: Driver ã® `collect_uart_byte()` ã‚’ Monitor ãƒ‘ã‚¿ãƒ¼ãƒ³ã«çµ±ä¸€ï¼ˆCRITICALï¼‰

```diff
--- a/sim/uvm/agents/uart/uart_driver.sv
+++ b/sim/uvm/agents/uart/uart_driver.sv
@@ -1091,26 +1091,30 @@ class uart_driver extends uvm_driver #(uart_frame_transaction);
     virtual task collect_uart_byte(output logic [7:0] data);
-        int bit_time_ns_local = (cfg.bit_time_ns > 0) ? cfg.bit_time_ns : (1_000_000_000 / cfg.baud_rate);
-        int half_bit_ns = bit_time_ns_local >> 1;
-        if (half_bit_ns == 0) begin
-            half_bit_ns = 1;
-        end
+        int bit_time_cycles_local;
 
-        // Monitor pattern: NO additional start bit detection - caller already detected it
-        // Sample start bit - be more tolerant of timing variations
-        #(half_bit_ns);
+        bit_time_cycles_local = (cfg.bit_time_cycles > 0) ? cfg.bit_time_cycles : 1;
+
+        // CRITICAL FIX: Use clock-synchronized sampling like Monitor
+        // Caller already detected @(negedge vif.uart_tx)
+        // Move to start bit midpoint
+        repeat (bit_time_cycles_local / 2) @(posedge vif.clk);
         if (vif.uart_tx != 1'b0) begin
             `uvm_info("UART_DRIVER", "TX start bit timing variation detected", UVM_DEBUG);
         end
 
-        // Sample data bits (LSB first) at true bit centers
+        // Advance to center of data[0]
+        repeat (bit_time_cycles_local) @(posedge vif.clk);
+        data[0] = vif.uart_tx;
+        driver_runtime_log("UART_DRIVER", $sformatf("Sampled TX data[0]=%0b at %0t", data[0], $realtime));
+
+        // Sample remaining data bits at full bit intervals
         for (int i = 0; i < 8; i++) begin
-            #(bit_time_ns_local);
+        for (int i = 1; i < 8; i++) begin
+            repeat (bit_time_cycles_local) @(posedge vif.clk);
             data[i] = vif.uart_tx;
-            `uvm_info("UART_DRIVER", $sformatf("Bit[%0d]: %b", i, data[i]), UVM_DEBUG);
         end
 
-        // Sample stop bit - be more tolerant of timing variations
-        #(bit_time_ns_local);
+        // Sample stop bit midpoint
+        repeat (bit_time_cycles_local) @(posedge vif.clk);
         if (vif.uart_tx != 1'b1) begin
             `uvm_info("UART_DRIVER", "TX stop bit timing variation detected", UVM_DEBUG);
         end
```

**é©ç”¨æ–¹æ³•**:
```powershell
cd e:\Nautilus\workspace\fpgawork\AXIUART_
# ãƒãƒƒã‚¯ã‚¢ãƒƒãƒ—
cp sim/uvm/agents/uart/uart_driver.sv sim/uvm/agents/uart/uart_driver.sv.bak
# ãƒ‘ãƒƒãƒé©ç”¨ï¼ˆæ‰‹å‹•ã¾ãŸã¯git applyï¼‰
```

**æœŸå¾…ã•ã‚Œã‚‹æ”¹å–„**:
- TX å¿œç­”ã®æ­£ã—ã„èª­ã¿å–ã‚Šï¼ˆSOF=0x5A, STATUS=0x00 ç­‰ï¼‰
- CRC æ¤œè¨¼æˆåŠŸ
- ãƒ†ã‚¹ãƒˆå…¨ä½“ã® PASS

---

### Patch #2: cfg.baud_rate ã®ä¿®æ­£ï¼ˆMEDIUMï¼‰

```diff
--- a/sim/uvm/packages/uart_axi4_test_pkg.sv
+++ b/sim/uvm/packages/uart_axi4_test_pkg.sv
@@ -10,7 +10,7 @@ package uart_axi4_test_pkg;
     
     // Global test parameters
     parameter int CLK_FREQ_HZ = 125_000_000; // 125 MHz system clock
-    parameter int BAUD_RATE = 9_600;         // Default UART baud rate
+    parameter int BAUD_RATE = 115_200;       // UART baud rate (matching DUT)
     
     // Protocol constants
```

**æ¤œè¨¼æ–¹æ³•**:
```powershell
# Test ã‹ã‚‰ cfg å€¤ã‚’ç¢ºèª
grep "baud_rate" sim/logs/uart_axi4_basic_test_debug.log
# æœŸå¾…å€¤: baud_rate = 115200 (0x1C200)
```

---

### Patch #3: ãƒ­ã‚°æŠ‘åˆ¶ï¼ˆã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³é€Ÿåº¦æ”¹å–„ï¼‰

```diff
--- a/sim/uvm/tests/uart_axi4_basic_test.sv
+++ b/sim/uvm/tests/uart_axi4_basic_test.sv
@@ -48,8 +48,8 @@ class uart_axi4_basic_test extends enhanced_uart_axi4_base_test;
         cfg = uart_axi4_env_config::type_id::create("cfg", this);
-        cfg.enable_driver_runtime_logs = 1'b1;   // Enable driver logs for basic test debugging
-        cfg.enable_driver_debug_logs = 1'b1;    // Enable detailed debug logs
+        cfg.enable_driver_runtime_logs = 1'b0;   // Disable for performance
+        cfg.enable_driver_debug_logs = 1'b0;    // Disable for performance
         `uvm_info("TEST_BASIC_CONFIG", "Runtime debug reporting disabled for performance (set +UART_BASIC_VERBOSE to re-enable)", UVM_LOW)
```

**å®Ÿè¡Œã‚³ãƒžãƒ³ãƒ‰**:
```powershell
python mcp_server/mcp_client.py --workspace . --tool run_uvm_simulation \
  --test-name uart_axi4_basic_test --mode run --verbosity UVM_LOW \
  --waves --timeout 300
```

**æœŸå¾…ã•ã‚Œã‚‹æ”¹å–„**: wall-clock æ™‚é–“ãŒ 300s â†’ ~30s ã«çŸ­ç¸®ï¼ˆ10å€é«˜é€ŸåŒ–ï¼‰

---

## ðŸ“Š å®šé‡ãƒ‡ãƒ¼ã‚¿ï¼ˆæ—¢çŸ¥ã®å€¤ï¼‰

### ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æžï¼ˆns å˜ä½ï¼‰

| ã‚¤ãƒ™ãƒ³ãƒˆ | æœŸå¾…æ™‚åˆ» (ns) | å®Ÿæ¸¬æ™‚åˆ» (ns) | å·®åˆ† (ns) | å‚™è€ƒ |
|----------|--------------|--------------|-----------|------|
| TX start bit negedge | 11,924,000 | 11,924,000 | 0 | âœ… Driver æ¤œå‡ºæˆåŠŸ |
| Start bit midpoint (æœŸå¾…) | 11,924,064 | - | - | cfg.half_bit_cycles=8 â†’ 64ns |
| Driver ã®æœ€åˆã®ã‚µãƒ³ãƒ—ãƒ« | 11,924,064 | 12,116,000 | +191,936 | âŒ data[0] ã®é–‹å§‹ã«åˆ°é” |
| Monitor ã® data[0] ã‚µãƒ³ãƒ—ãƒ« | 12,116,000 | 12,116,000 | 0 | âœ… æ­£ã—ã„ |
| Byte å®Œäº† | 13,052,000 | 13,140,000 | +88,000 | Monitor: 0x5A, Driver: 0xAD |

### ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆä¸ä¸€è‡´

| ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ | æœŸå¾…å€¤ | å®Ÿæ¸¬å€¤ | å·®åˆ† | å‚™è€ƒ |
|----------|--------|--------|------|------|
| `cfg.baud_rate` | 115,200 bps | 7,812,500 bps | **x67.8** | CRITICAL |
| `cfg.bit_time_ns` | 8,680 ns | 128 ns | **x67.8** | é€†æ•° |
| `cfg.bit_time_cycles` | 1,085 cycles | 16 cycles | **Ã·67.8** | é€†æ•° |

### ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³é€Ÿåº¦

| ãƒ¡ãƒˆãƒªã‚¯ã‚¹ | å€¤ | å‚™è€ƒ |
|----------|-----|------|
| sim-time | 36.964 Âµs | ãƒ­ã‚°ã‹ã‚‰ |
| wall-clock | ~300 s (æŽ¨å®š) | ãƒ¦ãƒ¼ã‚¶ãƒ¼å ±å‘Š |
| ratio | ~8,113,636 : 1 | ç•°å¸¸ã«é…ã„ |
| ãƒ­ã‚°è¡Œæ•° | 223 INFO + å¤šæ•°ã® DEBUG | å¤§é‡å‡ºåŠ› |
| wave dump | MXD (binary) | å…¨ä¿¡å· |

---

## ðŸ” ä»®èª¬æ¤œè¨¼ï¼ˆå„ªå…ˆåº¦é †ï¼‰

### ä»®èª¬ #1: Driver ã®ã‚¯ãƒ­ãƒƒã‚¯éžåŒæœŸãŒåŽŸå› ï¼ˆCONFIRMED âœ…ï¼‰
- **æœŸå¾…**: Monitor ãƒ‘ã‚¿ãƒ¼ãƒ³é©ç”¨å¾Œã€TX å¿œç­”ãŒæ­£ã—ãèª­ã‚ã‚‹
- **æ¤œè¨¼æ–¹æ³•**: Patch #1 é©ç”¨ â†’ ãƒ†ã‚¹ãƒˆå†å®Ÿè¡Œ â†’ ãƒ­ã‚°ã§ SOF=0x5A ç¢ºèª
- **åˆ¤å®šåŸºæº–**: `Collected SOF byte: 0x5A` ãŒãƒ­ã‚°ã«å‡ºåŠ›ã•ã‚Œã‚‹ã“ã¨

### ä»®èª¬ #2: ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆä¸ä¸€è‡´ãŒåŽŸå› ï¼ˆSUSPECTED ðŸŸ¡ï¼‰
- **æœŸå¾…**: BAUD_RATE=115200 è¨­å®šå¾Œã€DUT ã¨é€šä¿¡æˆåŠŸ
- **æ¤œè¨¼æ–¹æ³•**: Patch #2 é©ç”¨ â†’ cfg å€¤ç¢ºèª â†’ ãƒ†ã‚¹ãƒˆå†å®Ÿè¡Œ
- **åˆ¤å®šåŸºæº–**: `baud_rate = 115200` ãŒãƒ­ã‚°ã«å‡ºåŠ›ã€é€šä¿¡æˆåŠŸ

### ä»®èª¬ #3: ãƒ­ã‚°I/O ãŒãƒœãƒˆãƒ«ãƒãƒƒã‚¯ï¼ˆTO BE VERIFIED ðŸ”µï¼‰
- **æœŸå¾…**: ãƒ­ã‚°æŠ‘åˆ¶å¾Œã€wall-clock ãŒ 10 å€é«˜é€ŸåŒ–
- **æ¤œè¨¼æ–¹æ³•**: Patch #3 é©ç”¨ â†’ å®Ÿè¡Œæ™‚é–“è¨ˆæ¸¬
- **åˆ¤å®šåŸºæº–**: wall-clock < 30s

---

## ðŸ“ æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—ï¼ˆ24æ™‚é–“ä»¥å†…ï¼‰

### IMMEDIATEï¼ˆ0-2æ™‚é–“ï¼‰
1. âœ… Patch #1 ã‚’é©ç”¨ã—ã€ãƒ†ã‚¹ãƒˆå†å®Ÿè¡Œ
2. âœ… ãƒ­ã‚°ã‹ã‚‰ `Collected SOF byte` ã‚’ç¢ºèª
3. âœ… æˆåŠŸãªã‚‰ã° Patch #2 ã‚‚é©ç”¨

### SHORT-TERMï¼ˆ2-8æ™‚é–“ï¼‰
4. â³ Patch #3 ã§ãƒ­ã‚°æŠ‘åˆ¶ã€wall-clock è¨ˆæ¸¬
5. â³ æœ€å°å†ç¾ã‚±ãƒ¼ã‚¹ä½œæˆï¼ˆå˜ä¸€ Write ã‚³ãƒžãƒ³ãƒ‰ã®ã¿ï¼‰
6. â³ æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«å–å¾—ï¼ˆ11,920,000 ~ 13,200,000 nsï¼‰

### MEDIUM-TERMï¼ˆ8-24æ™‚é–“ï¼‰
7. â³ è‡ªå‹•åŒ–ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã‚¹ã‚¤ãƒ¼ãƒ—ã‚¹ã‚¯ãƒªãƒ—ãƒˆä½œæˆï¼ˆãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆå›ºå®šã€log level å¤‰æ›´ï¼‰
8. â³ CI å›žå¸°ãƒ†ã‚¹ãƒˆè¿½åŠ 
9. â³ ãƒ•ãƒ«ãƒ¬ãƒãƒ¼ãƒˆä½œæˆï¼ˆMarkdownï¼‰

---

**ä½œæˆæ—¥æ™‚**: 2025-11-21  
**èª¿æŸ»æ™‚é–“**: ç´„25åˆ†ï¼ˆåˆå‹•ã‹ã‚‰ Root Cause ç‰¹å®šã¾ã§ï¼‰  
**ä¿®æ­£å„ªå…ˆåº¦**: CRITICAL (#1) â†’ MEDIUM (#2) â†’ LOW (#3)
