<stg><name>runge_kutta_45_Pipeline_sq_sum_loop</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="177" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %err_squared_sum_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="err_squared_sum_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="177" op_1_bw="177">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i177 0, i177 %err_squared_sum_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body303

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body303:0 %i_6 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body303:1 %icmp_ln240 = icmp_eq  i3 %i_6, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body303:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body303:3 %add_ln240 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body303:4 %br_ln240 = br i1 %icmp_ln240, void %for.body303.split, void %err_sqrt.exitStub

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
for.body303.split:1 %zext_ln240 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body303.split:4 %e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="e_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="177" op_0_bw="3">
<![CDATA[
for.body303.split:5 %e_V_load = load i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="e_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body303.split:11 %store_ln240 = store i3 %add_ln240, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
err_sqrt.exitStub:0 %err_squared_sum_V_1_load = load i177 %err_squared_sum_V_1

]]></Node>
<StgValue><ssdm name="err_squared_sum_V_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="177">
<![CDATA[
err_sqrt.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %p_Val2_20_out, i177 %err_squared_sum_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
err_sqrt.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
for.body303.split:0 %err_squared_sum_V_1_load_1 = load i177 %err_squared_sum_V_1

]]></Node>
<StgValue><ssdm name="err_squared_sum_V_1_load_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body303.split:2 %specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln241"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body303.split:3 %specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln240"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="177" op_0_bw="3">
<![CDATA[
for.body303.split:5 %e_V_load = load i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="e_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="85" op_0_bw="85" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body303.split:6 %tmp_s = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %e_V_load, i32 55, i32 139

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="140" op_0_bw="140" op_1_bw="85" op_2_bw="55">
<![CDATA[
for.body303.split:7 %shl_ln884_s = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %tmp_s, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln884_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="177" op_0_bw="140">
<![CDATA[
for.body303.split:8 %sext_ln242 = sext i140 %shl_ln884_s

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177" op_3_bw="177">
<![CDATA[
for.body303.split:9 %err_squared_sum_V = call i177 @macply, i177 %err_squared_sum_V_1_load_1, i177 %sext_ln242, i177 %sext_ln242

]]></Node>
<StgValue><ssdm name="err_squared_sum_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="177" op_1_bw="177" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body303.split:10 %store_ln240 = store i177 %err_squared_sum_V, i177 %err_squared_sum_V_1

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.body303.split:12 %br_ln240 = br void %for.body303

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
