// Seed: 3685250868
module module_0;
  assign id_1 = "";
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output uwire id_2,
    output uwire id_3,
    input wire id_4,
    input supply1 id_5
);
  always id_0 = -1;
  initial id_1 = id_4;
  supply1 id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
  wire id_9;
  tri0 id_10;
  assign id_7 = 1 + id_5 - 1'b0 - id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
