{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "945d4a58",
   "metadata": {},
   "source": [
    "### Chapter 16: Testbench Architecture"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e10017d7",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Modern testbench architecture is crucial for creating maintainable, reusable, and scalable verification environments. This chapter explores the layered testbench methodology and key components that form the backbone of professional verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37c8df5d",
   "metadata": {},
   "source": [
    "#### Layered Testbench Methodology\n",
    "\n",
    "The layered testbench approach separates concerns into distinct layers, each with specific responsibilities:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5b2f0b53",
   "metadata": {},
   "source": [
    "##### Test Layer\n",
    "The highest layer that defines test scenarios and configurations.\n",
    "\n",
    "```systemverilog\n",
    "// Base test class\n",
    "class base_test extends uvm_test;\n",
    "    `uvm_component_utils(base_test)\n",
    "    \n",
    "    env_config cfg;\n",
    "    my_env env;\n",
    "    \n",
    "    function new(string name = \"base_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create configuration\n",
    "        cfg = env_config::type_id::create(\"cfg\");\n",
    "        cfg.randomize();\n",
    "        \n",
    "        // Set configuration in database\n",
    "        uvm_config_db#(env_config)::set(this, \"*\", \"cfg\", cfg);\n",
    "        \n",
    "        // Create environment\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "        uvm_top.print_topology();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Specific test extending base test\n",
    "class directed_test extends base_test;\n",
    "    `uvm_component_utils(directed_test)\n",
    "    \n",
    "    function new(string name = \"directed_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Override specific configuration for this test\n",
    "        cfg.num_transactions = 100;\n",
    "        cfg.enable_error_injection = 0;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dba50db1",
   "metadata": {},
   "source": [
    "##### Environment Layer\n",
    "Contains agents, scoreboards, and other verification components.\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "    `uvm_component_utils(my_env)\n",
    "    \n",
    "    my_agent agent;\n",
    "    my_scoreboard sb;\n",
    "    env_config cfg;\n",
    "    \n",
    "    function new(string name = \"my_env\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(env_config)::get(this, \"\", \"cfg\", cfg))\n",
    "            `uvm_fatal(\"CONFIG\", \"Cannot get configuration\")\n",
    "        \n",
    "        // Create components\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect agent monitor to scoreboard\n",
    "        agent.monitor.analysis_port.connect(sb.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aeb97cdb",
   "metadata": {},
   "source": [
    "##### Agent Layer\n",
    "Groups driver, monitor, and sequencer into reusable verification IP.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    `uvm_component_utils(my_agent)\n",
    "    \n",
    "    my_driver driver;\n",
    "    my_monitor monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    uvm_analysis_port#(my_transaction) analysis_port;\n",
    "    \n",
    "    function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        analysis_port = monitor.analysis_port;\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b5a0d99a",
   "metadata": {},
   "source": [
    "#### Driver Implementation\n",
    "\n",
    "The driver converts transaction-level operations into pin-level activity.\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver#(my_transaction);\n",
    "    `uvm_component_utils(my_driver)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"DRIVER\", \"Cannot get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        \n",
    "        forever begin\n",
    "            seq_item_port.get_next_item(tr);\n",
    "            drive_transaction(tr);\n",
    "            seq_item_port.item_done();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        // Wait for clock edge\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        // Drive signals based on transaction\n",
    "        vif.valid <= 1'b1;\n",
    "        vif.data <= tr.data;\n",
    "        vif.addr <= tr.addr;\n",
    "        vif.cmd <= tr.cmd;\n",
    "        \n",
    "        // Wait for ready\n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        // Clear valid\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        `uvm_info(\"DRIVER\", $sformatf(\"Drove transaction: %s\", tr.convert2string()), UVM_MEDIUM)\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1f3a7750",
   "metadata": {},
   "source": [
    "#### Monitor Implementation\n",
    "\n",
    "The monitor observes pin-level activity and converts it to transaction-level objects.\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(my_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port#(my_transaction) analysis_port;\n",
    "    \n",
    "    function new(string name = \"my_monitor\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"MONITOR\", \"Cannot get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for valid transaction\n",
    "            @(posedge vif.clk iff (vif.valid && vif.ready));\n",
    "            \n",
    "            // Create transaction object\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            // Capture transaction data\n",
    "            tr.data = vif.data;\n",
    "            tr.addr = vif.addr;\n",
    "            tr.cmd = vif.cmd;\n",
    "            tr.timestamp = $time;\n",
    "            \n",
    "            // Send to analysis port\n",
    "            analysis_port.write(tr);\n",
    "            \n",
    "            `uvm_info(\"MONITOR\", $sformatf(\"Captured transaction: %s\", tr.convert2string()), UVM_MEDIUM)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1bed610",
   "metadata": {},
   "source": [
    "#### Scoreboard Implementation\n",
    "\n",
    "The scoreboard compares expected vs. actual results and tracks coverage.\n",
    "\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "    `uvm_component_utils(my_scoreboard)\n",
    "    \n",
    "    uvm_analysis_export#(my_transaction) analysis_export;\n",
    "    uvm_tlm_analysis_fifo#(my_transaction) analysis_fifo;\n",
    "    \n",
    "    // Reference model\n",
    "    my_reference_model ref_model;\n",
    "    \n",
    "    // Statistics\n",
    "    int transactions_processed;\n",
    "    int transactions_passed;\n",
    "    int transactions_failed;\n",
    "    \n",
    "    function new(string name = \"my_scoreboard\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        analysis_export = new(\"analysis_export\", this);\n",
    "        analysis_fifo = new(\"analysis_fifo\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        ref_model = my_reference_model::type_id::create(\"ref_model\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        analysis_export.connect(analysis_fifo.analysis_export);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        my_transaction expected_tr;\n",
    "        \n",
    "        forever begin\n",
    "            analysis_fifo.get(tr);\n",
    "            \n",
    "            // Get expected result from reference model\n",
    "            expected_tr = ref_model.predict(tr);\n",
    "            \n",
    "            // Compare actual vs expected\n",
    "            if (compare_transactions(tr, expected_tr)) begin\n",
    "                transactions_passed++;\n",
    "                `uvm_info(\"SCOREBOARD\", \"Transaction PASSED\", UVM_MEDIUM)\n",
    "            end else begin\n",
    "                transactions_failed++;\n",
    "                `uvm_error(\"SCOREBOARD\", $sformatf(\"Transaction FAILED\\nActual: %s\\nExpected: %s\", \n",
    "                          tr.convert2string(), expected_tr.convert2string()))\n",
    "            end\n",
    "            \n",
    "            transactions_processed++;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit compare_transactions(my_transaction actual, my_transaction expected);\n",
    "        return (actual.data == expected.data && \n",
    "                actual.addr == expected.addr && \n",
    "                actual.cmd == expected.cmd);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"SCOREBOARD\", $sformatf(\"Final Results: %0d processed, %0d passed, %0d failed\", \n",
    "                  transactions_processed, transactions_passed, transactions_failed), UVM_LOW)\n",
    "        \n",
    "        if (transactions_failed > 0) begin\n",
    "            `uvm_error(\"SCOREBOARD\", \"Test FAILED - errors detected\")\n",
    "        end else begin\n",
    "            `uvm_info(\"SCOREBOARD\", \"Test PASSED - no errors detected\", UVM_LOW)\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90da0baf",
   "metadata": {},
   "source": [
    "#### Test Sequences and Scenarios\n",
    "\n",
    "Sequences define the stimulus patterns sent to the DUT."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "78eb36a4",
   "metadata": {},
   "source": [
    "##### Base Sequence\n",
    "\n",
    "```systemverilog\n",
    "class base_sequence extends uvm_sequence#(my_transaction);\n",
    "    `uvm_object_utils(base_sequence)\n",
    "    \n",
    "    int num_transactions = 10;\n",
    "    \n",
    "    function new(string name = \"base_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        \n",
    "        for (int i = 0; i < num_transactions; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize());\n",
    "            finish_item(tr);\n",
    "            \n",
    "            `uvm_info(\"SEQUENCE\", $sformatf(\"Generated transaction %0d: %s\", i, tr.convert2string()), UVM_MEDIUM)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea3d37c6",
   "metadata": {},
   "source": [
    "##### Directed Sequences\n",
    "\n",
    "```systemverilog\n",
    "class write_sequence extends base_sequence;\n",
    "    `uvm_object_utils(write_sequence)\n",
    "    \n",
    "    function new(string name = \"write_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        \n",
    "        for (int i = 0; i < num_transactions; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize() with {\n",
    "                cmd == WRITE;\n",
    "                addr inside {[0:255]};\n",
    "            });\n",
    "            finish_item(tr);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class burst_sequence extends base_sequence;\n",
    "    `uvm_object_utils(burst_sequence)\n",
    "    \n",
    "    int burst_length = 8;\n",
    "    \n",
    "    function new(string name = \"burst_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        bit [31:0] base_addr;\n",
    "        \n",
    "        base_addr = $urandom_range(0, 1024);\n",
    "        \n",
    "        for (int i = 0; i < burst_length; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize() with {\n",
    "                addr == base_addr + i*4;\n",
    "                cmd == WRITE;\n",
    "            });\n",
    "            finish_item(tr);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e2be83d7",
   "metadata": {},
   "source": [
    "##### Virtual Sequences\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers.\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "    `uvm_object_utils(virtual_sequence)\n",
    "    \n",
    "    my_sequencer cpu_sequencer;\n",
    "    my_sequencer dma_sequencer;\n",
    "    \n",
    "    function new(string name = \"virtual_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        write_sequence cpu_seq;\n",
    "        burst_sequence dma_seq;\n",
    "        \n",
    "        // Start CPU sequence\n",
    "        cpu_seq = write_sequence::type_id::create(\"cpu_seq\");\n",
    "        cpu_seq.num_transactions = 20;\n",
    "        \n",
    "        // Start DMA sequence\n",
    "        dma_seq = burst_sequence::type_id::create(\"dma_seq\");\n",
    "        dma_seq.burst_length = 16;\n",
    "        \n",
    "        // Run sequences in parallel\n",
    "        fork\n",
    "            cpu_seq.start(cpu_sequencer);\n",
    "            dma_seq.start(dma_sequencer);\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "529cf0e4",
   "metadata": {},
   "source": [
    "#### Configuration and Factory Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "65e6c6d8",
   "metadata": {},
   "source": [
    "##### Configuration Objects\n",
    "\n",
    "Configuration objects encapsulate testbench settings and can be overridden per test.\n",
    "\n",
    "```systemverilog\n",
    "class env_config extends uvm_object;\n",
    "    `uvm_object_utils(env_config)\n",
    "    \n",
    "    // Interface configurations\n",
    "    virtual my_interface cpu_vif;\n",
    "    virtual my_interface dma_vif;\n",
    "    \n",
    "    // Test parameters\n",
    "    int num_transactions = 100;\n",
    "    int timeout_cycles = 1000;\n",
    "    bit enable_coverage = 1;\n",
    "    bit enable_error_injection = 0;\n",
    "    \n",
    "    // Agent configurations\n",
    "    uvm_active_passive_enum cpu_agent_active = UVM_ACTIVE;\n",
    "    uvm_active_passive_enum dma_agent_active = UVM_ACTIVE;\n",
    "    \n",
    "    function new(string name = \"env_config\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void do_print(uvm_printer printer);\n",
    "        super.do_print(printer);\n",
    "        printer.print_int(\"num_transactions\", num_transactions, $bits(num_transactions));\n",
    "        printer.print_int(\"timeout_cycles\", timeout_cycles, $bits(timeout_cycles));\n",
    "        printer.print_int(\"enable_coverage\", enable_coverage, $bits(enable_coverage));\n",
    "        printer.print_int(\"enable_error_injection\", enable_error_injection, $bits(enable_error_injection));\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7f5b0be5",
   "metadata": {},
   "source": [
    "##### Factory Pattern Usage\n",
    "\n",
    "The factory pattern enables runtime object creation and type overriding.\n",
    "\n",
    "```systemverilog\n",
    "class factory_test extends base_test;\n",
    "    `uvm_component_utils(factory_test)\n",
    "    \n",
    "    function new(string name = \"factory_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        // Override driver with enhanced version\n",
    "        my_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "        \n",
    "        // Override specific sequence\n",
    "        base_sequence::type_id::set_inst_override(stress_sequence::get_type(), \"*.sequencer.stress_seq\");\n",
    "        \n",
    "        super.build_phase(phase);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Enhanced driver with additional features\n",
    "class enhanced_driver extends my_driver;\n",
    "    `uvm_component_utils(enhanced_driver)\n",
    "    \n",
    "    bit enable_delay_injection = 1;\n",
    "    \n",
    "    function new(string name = \"enhanced_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        if (enable_delay_injection && ($urandom_range(1, 100) <= 10)) begin\n",
    "            // Inject random delay 10% of the time\n",
    "            repeat($urandom_range(1, 10)) @(posedge vif.clk);\n",
    "        end\n",
    "        \n",
    "        super.drive_transaction(tr);\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ca267095",
   "metadata": {},
   "source": [
    "#### Advanced Testbench Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9b61ad02",
   "metadata": {},
   "source": [
    "##### Callback Pattern\n",
    "\n",
    "Callbacks allow test-specific customization without modifying base classes.\n",
    "\n",
    "```systemverilog\n",
    "// Driver callback class\n",
    "class driver_callback extends uvm_callback;\n",
    "    `uvm_object_utils(driver_callback)\n",
    "    \n",
    "    function new(string name = \"driver_callback\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task pre_drive(my_driver driver, my_transaction tr);\n",
    "        // Default implementation - do nothing\n",
    "    endtask\n",
    "    \n",
    "    virtual task post_drive(my_driver driver, my_transaction tr);\n",
    "        // Default implementation - do nothing\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Modified driver with callback support\n",
    "class callback_driver extends my_driver;\n",
    "    `uvm_component_utils(callback_driver)\n",
    "    `uvm_register_cb(callback_driver, driver_callback)\n",
    "    \n",
    "    function new(string name = \"callback_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        // Execute pre-drive callbacks\n",
    "        `uvm_do_callbacks(callback_driver, driver_callback, pre_drive(this, tr))\n",
    "        \n",
    "        super.drive_transaction(tr);\n",
    "        \n",
    "        // Execute post-drive callbacks\n",
    "        `uvm_do_callbacks(callback_driver, driver_callback, post_drive(this, tr))\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Test-specific callback\n",
    "class error_injection_callback extends driver_callback;\n",
    "    `uvm_object_utils(error_injection_callback)\n",
    "    \n",
    "    int error_rate = 5; // 5% error injection rate\n",
    "    \n",
    "    function new(string name = \"error_injection_callback\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task pre_drive(my_driver driver, my_transaction tr);\n",
    "        if ($urandom_range(1, 100) <= error_rate) begin\n",
    "            `uvm_info(\"CALLBACK\", \"Injecting error into transaction\", UVM_MEDIUM)\n",
    "            tr.data = ~tr.data; // Corrupt data\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81edc4e9",
   "metadata": {},
   "source": [
    "##### Register Model Integration\n",
    "\n",
    "Integrating register models for memory-mapped interfaces.\n",
    "\n",
    "```systemverilog\n",
    "class reg_test extends base_test;\n",
    "    `uvm_component_utils(reg_test)\n",
    "    \n",
    "    my_reg_model reg_model;\n",
    "    uvm_reg_sequence reg_seq;\n",
    "    \n",
    "    function new(string name = \"reg_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create register model\n",
    "        reg_model = my_reg_model::type_id::create(\"reg_model\");\n",
    "        reg_model.build();\n",
    "        reg_model.lock_model();\n",
    "        \n",
    "        // Set register model in config database\n",
    "        uvm_config_db#(my_reg_model)::set(this, \"*\", \"reg_model\", reg_model);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        uvm_reg_hw_reset_seq reset_seq;\n",
    "        uvm_reg_bit_bash_seq bit_bash_seq;\n",
    "        \n",
    "        phase.raise_objection(this);\n",
    "        \n",
    "        // Reset sequence\n",
    "        reset_seq = uvm_reg_hw_reset_seq::type_id::create(\"reset_seq\");\n",
    "        reset_seq.model = reg_model;\n",
    "        reset_seq.start(env.agent.sequencer);\n",
    "        \n",
    "        // Bit bash sequence\n",
    "        bit_bash_seq = uvm_reg_bit_bash_seq::type_id::create(\"bit_bash_seq\");\n",
    "        bit_bash_seq.model = reg_model;\n",
    "        bit_bash_seq.start(env.agent.sequencer);\n",
    "        \n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b6c9c29",
   "metadata": {},
   "source": [
    "#### Coverage-Driven Verification\n",
    "\n",
    "Integrating functional coverage into the testbench architecture.\n",
    "\n",
    "```systemverilog\n",
    "class coverage_collector extends uvm_subscriber#(my_transaction);\n",
    "    `uvm_component_utils(coverage_collector)\n",
    "    \n",
    "    my_transaction tr;\n",
    "    \n",
    "    covergroup transaction_cg;\n",
    "        cmd_cp: coverpoint tr.cmd {\n",
    "            bins write_cmd = {WRITE};\n",
    "            bins read_cmd = {READ};\n",
    "            bins idle_cmd = {IDLE};\n",
    "        }\n",
    "        \n",
    "        addr_cp: coverpoint tr.addr {\n",
    "            bins low_addr = {[0:255]};\n",
    "            bins mid_addr = {[256:511]};\n",
    "            bins high_addr = {[512:1023]};\n",
    "        }\n",
    "        \n",
    "        data_cp: coverpoint tr.data {\n",
    "            bins all_zeros = {32'h0};\n",
    "            bins all_ones = {32'hFFFFFFFF};\n",
    "            bins others = default;\n",
    "        }\n",
    "        \n",
    "        cmd_addr_cross: cross cmd_cp, addr_cp;\n",
    "    endgroup\n",
    "    \n",
    "    function new(string name = \"coverage_collector\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        transaction_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(my_transaction t);\n",
    "        tr = t;\n",
    "        transaction_cg.sample();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"COVERAGE\", $sformatf(\"Transaction coverage: %.2f%%\", transaction_cg.get_coverage()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7dc3fadb",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered the essential components of modern testbench architecture:\n",
    "\n",
    "**Key Concepts:**\n",
    "- Layered methodology separates concerns and improves maintainability\n",
    "- Driver converts transactions to pin-level activity\n",
    "- Monitor observes and captures pin-level activity\n",
    "- Scoreboard compares actual vs expected results\n",
    "- Sequences define stimulus patterns\n",
    "- Configuration objects enable test customization\n",
    "- Factory patterns allow runtime type overriding\n",
    "\n",
    "**Best Practices:**\n",
    "- Use consistent naming conventions\n",
    "- Implement proper error handling and reporting\n",
    "- Leverage callbacks for test-specific customization\n",
    "- Integrate coverage collection throughout verification\n",
    "- Design for reusability across projects\n",
    "- Maintain clear separation between test intent and implementation\n",
    "\n",
    "The layered testbench methodology provides a solid foundation for creating scalable verification environments that can handle complex SoC designs while maintaining code quality and reusability."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
