
*** Running vivado
    with args -log bit_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bit_cpu.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bit_cpu.tcl -notrace
Command: synth_design -top bit_cpu -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16320
WARNING: [Synth 8-2611] redeclaration of ansi port final_addr is not allowed [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_3bit.sv:29]
WARNING: [Synth 8-2611] redeclaration of ansi port Data_out is not allowed [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_8bit.sv:29]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bit_cpu' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/imem.sv:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/sinan/Finishing Project/memfile.dat' is read successfully [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/imem.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'imem' (1#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/imem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (2#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:23]
WARNING: [Synth 8-7071] port 'mem_to_reg' of module 'control' is unconnected for instance 'control' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:74]
WARNING: [Synth 8-7023] instance 'control' of module 'control' has 10 connections declared, but only 9 given [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:74]
INFO: [Synth 8-6157] synthesizing module 'mux2_3bit' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_3bit.sv:23]
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_3bit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'mux2_3bit' (4#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_3bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/regfile.sv:23]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/regfile.sv:56]
INFO: [Synth 8-251] 3'bxxx [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/regfile.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2_8bit' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_8bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2_8bit' (6#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/mux2_8bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/alu.sv:23]
	Parameter ALU_OP_ADD bound to: 3'b000 
	Parameter ALU_OP_SUB bound to: 3'b001 
	Parameter ALU_OP_AND bound to: 3'b010 
	Parameter ALU_OP_OR bound to: 3'b011 
	Parameter ALU_OP_ADDI bound to: 3'b100 
	Parameter ALU_OP_LW bound to: 3'b101 
	Parameter ALU_OP_SW bound to: 3'b110 
	Parameter ALU_OP_BEQ bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datamem' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/datamem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'datamem' (8#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/datamem.sv:23]
WARNING: [Synth 8-7071] port 'clk' of module 'datamem' is unconnected for instance 'datamem' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:119]
WARNING: [Synth 8-7023] instance 'datamem' of module 'datamem' has 7 connections declared, but only 6 given [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:119]
INFO: [Synth 8-251] inst=16'bxxxxxxxxxxxxxxxx [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'bit_cpu' (9#1) [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/bit_cpu.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'reg_dst_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'alusrc_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:41]
WARNING: [Synth 8-327] inferring latch for variable 'alufn_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_read_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'mem_to_reg_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'nia_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/control.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'aluout_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/alu.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'br_reg' [C:/Users/sinan/Finishing Project/Finishing Project.srcs/sources_1/new/alu.sv:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   8 Input    8 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     1|
|5     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 999.184 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 999.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sinan/Finishing Project/Finishing Project.runs/synth_1/bit_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bit_cpu_utilization_synth.rpt -pb bit_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 12:35:47 2021...
