#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 18 10:52:53 2020
# Process ID: 17048
# Current directory: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3604 C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\Lab3\CSE320-Marth-Lab3\CSE320-Marth-Lab3.xpr
# Log file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/vivado.log
# Journal file: C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 933.320 ; gain = 285.418
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xelab -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_tb_behav -key {Behavioral:sim_1:Functional:final_tb} -tclbatch {final_tb.tcl} -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
Time resolution is 1 ps
source final_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1072.363 ; gain = 64.039
run all
$finish called at time : 1055 ns : File "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/final_tb.v" Line 181
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ipshared/e1c7/src/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_Edge_Detector_0_0/sim/design_1_Edge_Detector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_Edge_Detector_0_1/sim/design_1_Edge_Detector_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_Edge_Detector_0_2/sim/design_1_Edge_Detector_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_Edge_Detector_0_3/sim/design_1_Edge_Detector_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/81d5/src/xup_dff_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_set
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/81d5/src/xup_dff_set.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_dff_set_0_0/sim/LocationFSM_xup_dff_set_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_set_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/727d/src/xup_dff_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/727d/src/xup_dff_reset.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_dff_reset_0_0/sim/LocationFSM_xup_dff_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_Q1_0/sim/LocationFSM_Q1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_Q1_1/sim/LocationFSM_Q1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_Q1_2/sim/LocationFSM_Q1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_Q1_3/sim/LocationFSM_Q1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_Q1_4/sim/LocationFSM_Q1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_inv_0_0/sim/LocationFSM_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_inv_0_1/sim/LocationFSM_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_inv_0_2/sim/LocationFSM_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_inv_0_3/sim/LocationFSM_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_inv_0_4/sim/LocationFSM_xup_inv_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_0_0/sim/LocationFSM_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_or2_0_0/sim/LocationFSM_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_0_1/sim/LocationFSM_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_2_0/sim/LocationFSM_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_2_1/sim/LocationFSM_xup_and2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_or3_0_0/sim/LocationFSM_xup_or3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and3_0_0/sim/LocationFSM_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_4_0/sim/LocationFSM_xup_and2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and4_0_0/sim/LocationFSM_xup_and4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_5_0/sim/LocationFSM_xup_and2_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_or3_1_0/sim/LocationFSM_xup_or3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_6_0/sim/LocationFSM_xup_and2_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_6_1/sim/LocationFSM_xup_and2_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_or2_1_0/sim/LocationFSM_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_8_0/sim/LocationFSM_xup_and2_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_8_1/sim/LocationFSM_xup_and2_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_or2_2_0/sim/LocationFSM_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_and2_9_0/sim/LocationFSM_xup_and2_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/src/LocationFSM_xup_or2_2_1/sim/LocationFSM_xup_or2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ipshared/8809/sim/LocationFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_LocationFSM_0_0/sim/design_1_LocationFSM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_S0_0/sim/SwordFSM_S0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_S0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_S1_0/sim/SwordFSM_S1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_S1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_xup_and2_0_0/sim/SwordFSM_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_xup_and2_1_0/sim/SwordFSM_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_xup_and2_2_0/sim/SwordFSM_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_xup_inv_0_0/sim/SwordFSM_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_xup_inv_1_0/sim/SwordFSM_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/src/SwordFSM_xup_or2_0_0/sim/SwordFSM_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ipshared/4fff/sim/SwordFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/ip/design_1_SwordFSM_0_0/sim/design_1_SwordFSM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/final_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1091.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xelab -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_tb_behav xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.design_1_Edge_Detector_0_0
Compiling module xil_defaultlib.design_1_Edge_Detector_0_1
Compiling module xil_defaultlib.design_1_Edge_Detector_0_2
Compiling module xil_defaultlib.design_1_Edge_Detector_0_3
Compiling module xil_defaultlib.xup_inv(DELAY=0)
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_2
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_0
Compiling module xil_defaultlib.xup_dff_set
Compiling module xil_defaultlib.LocationFSM_xup_dff_set_0_0
Compiling module xil_defaultlib.xup_dff_reset
Compiling module xil_defaultlib.LocationFSM_xup_dff_reset_0_0
Compiling module xil_defaultlib.LocationFSM_Q1_0
Compiling module xil_defaultlib.LocationFSM_Q1_1
Compiling module xil_defaultlib.LocationFSM_Q1_2
Compiling module xil_defaultlib.LocationFSM_Q1_3
Compiling module xil_defaultlib.LocationFSM_Q1_4
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_1
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_4
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_3
Compiling module xil_defaultlib.xup_and2(DELAY=0)
Compiling module xil_defaultlib.LocationFSM_xup_and2_0_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_0_1
Compiling module xil_defaultlib.LocationFSM_xup_and2_9_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_2_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_2_1
Compiling module xil_defaultlib.LocationFSM_xup_and2_4_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_5_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_6_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_6_1
Compiling module xil_defaultlib.LocationFSM_xup_and2_8_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_8_1
Compiling module xil_defaultlib.xup_and3(DELAY=0)
Compiling module xil_defaultlib.LocationFSM_xup_and3_0_0
Compiling module xil_defaultlib.xup_and4
Compiling module xil_defaultlib.LocationFSM_xup_and4_0_0
Compiling module xil_defaultlib.xup_or2(DELAY=0)
Compiling module xil_defaultlib.LocationFSM_xup_or2_0_0
Compiling module xil_defaultlib.LocationFSM_xup_or2_1_0
Compiling module xil_defaultlib.LocationFSM_xup_or2_2_0
Compiling module xil_defaultlib.LocationFSM_xup_or2_2_1
Compiling module xil_defaultlib.xup_or3(DELAY=0)
Compiling module xil_defaultlib.LocationFSM_xup_or3_0_0
Compiling module xil_defaultlib.LocationFSM_xup_or3_1_0
Compiling module xil_defaultlib.LocationFSM
Compiling module xil_defaultlib.design_1_LocationFSM_0_0
Compiling module xil_defaultlib.SwordFSM_S0_0
Compiling module xil_defaultlib.SwordFSM_S1_0
Compiling module xil_defaultlib.SwordFSM_xup_and2_0_0
Compiling module xil_defaultlib.SwordFSM_xup_and2_1_0
Compiling module xil_defaultlib.SwordFSM_xup_and2_2_0
Compiling module xil_defaultlib.SwordFSM_xup_inv_0_0
Compiling module xil_defaultlib.SwordFSM_xup_inv_1_0
Compiling module xil_defaultlib.SwordFSM_xup_or2_0_0
Compiling module xil_defaultlib.SwordFSM
Compiling module xil_defaultlib.design_1_SwordFSM_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.final_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_tb_behav -key {Behavioral:sim_1:Functional:final_tb} -tclbatch {final_tb.tcl} -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
Time resolution is 1 ps
source final_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1091.254 ; gain = 0.000
run all
$finish called at time : 1255 ns : File "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/final_tb.v" Line 182
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top LocationFSM_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top location_fsm_tv [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\Lab3\CSE320-Marth-Lab3\CSE320-Marth-Lab3.srcs\sources_1\bd\LocationFSM\LocationFSM.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/synth/LocationFSM.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/sim/LocationFSM.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/hdl/LocationFSM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block S0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block N_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block E_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block W_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block V_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_3 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/hw_handoff/LocationFSM.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/hw_handoff/LocationFSM_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/synth/LocationFSM.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'location_fsm_tv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj location_fsm_tv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/81d5/src/xup_dff_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_set
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/81d5/src/xup_dff_set.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_dff_set_0_0/sim/LocationFSM_xup_dff_set_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_set_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/727d/src/xup_dff_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/727d/src/xup_dff_reset.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_dff_reset_0_0/sim/LocationFSM_xup_dff_reset_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_dff_reset_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_Q1_0/sim/LocationFSM_Q1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_Q1_1/sim/LocationFSM_Q1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_Q1_2/sim/LocationFSM_Q1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_Q1_3/sim/LocationFSM_Q1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_Q1_4/sim/LocationFSM_Q1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_Q1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_inv_0_0/sim/LocationFSM_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_inv_0_1/sim/LocationFSM_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_inv_0_2/sim/LocationFSM_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_inv_0_3/sim/LocationFSM_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_inv_0_4/sim/LocationFSM_xup_inv_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_inv_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_0_0/sim/LocationFSM_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_or2_0_0/sim/LocationFSM_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_0_1/sim/LocationFSM_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_2_0/sim/LocationFSM_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_2_1/sim/LocationFSM_xup_and2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_or3_0_0/sim/LocationFSM_xup_or3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and3_0_0/sim/LocationFSM_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_4_0/sim/LocationFSM_xup_and2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and4_0_0/sim/LocationFSM_xup_and4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_5_0/sim/LocationFSM_xup_and2_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_or3_1_0/sim/LocationFSM_xup_or3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_6_0/sim/LocationFSM_xup_and2_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_6_1/sim/LocationFSM_xup_and2_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_or2_1_0/sim/LocationFSM_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_8_0/sim/LocationFSM_xup_and2_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_8_1/sim/LocationFSM_xup_and2_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_or2_2_0/sim/LocationFSM_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_and2_9_0/sim/LocationFSM_xup_and2_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_and2_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/ip/LocationFSM_xup_or2_2_1/sim/LocationFSM_xup_or2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_xup_or2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/LocationFSM/sim/LocationFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/LocationFSM/hdl/LocationFSM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LocationFSM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/location_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module location_fsm_tv
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1206.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xelab -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot location_fsm_tv_behav xil_defaultlib.location_fsm_tv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot location_fsm_tv_behav xil_defaultlib.location_fsm_tv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_2
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_0
Compiling module xil_defaultlib.xup_dff_set
Compiling module xil_defaultlib.LocationFSM_xup_dff_set_0_0
Compiling module xil_defaultlib.xup_dff_reset
Compiling module xil_defaultlib.LocationFSM_xup_dff_reset_0_0
Compiling module xil_defaultlib.LocationFSM_Q1_0
Compiling module xil_defaultlib.LocationFSM_Q1_1
Compiling module xil_defaultlib.LocationFSM_Q1_2
Compiling module xil_defaultlib.LocationFSM_Q1_3
Compiling module xil_defaultlib.LocationFSM_Q1_4
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_1
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_4
Compiling module xil_defaultlib.LocationFSM_xup_inv_0_3
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.LocationFSM_xup_and2_0_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_0_1
Compiling module xil_defaultlib.LocationFSM_xup_and2_9_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_2_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_2_1
Compiling module xil_defaultlib.LocationFSM_xup_and2_4_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_5_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_6_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_6_1
Compiling module xil_defaultlib.LocationFSM_xup_and2_8_0
Compiling module xil_defaultlib.LocationFSM_xup_and2_8_1
Compiling module xil_defaultlib.xup_and3
Compiling module xil_defaultlib.LocationFSM_xup_and3_0_0
Compiling module xil_defaultlib.xup_and4
Compiling module xil_defaultlib.LocationFSM_xup_and4_0_0
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.LocationFSM_xup_or2_0_0
Compiling module xil_defaultlib.LocationFSM_xup_or2_1_0
Compiling module xil_defaultlib.LocationFSM_xup_or2_2_0
Compiling module xil_defaultlib.LocationFSM_xup_or2_2_1
Compiling module xil_defaultlib.xup_or3
Compiling module xil_defaultlib.LocationFSM_xup_or3_0_0
Compiling module xil_defaultlib.LocationFSM_xup_or3_1_0
Compiling module xil_defaultlib.LocationFSM
Compiling module xil_defaultlib.LocationFSM_wrapper
Compiling module xil_defaultlib.location_fsm_tv
Compiling module xil_defaultlib.glbl
Built simulation snapshot location_fsm_tv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "location_fsm_tv_behav -key {Behavioral:sim_1:Functional:location_fsm_tv} -tclbatch {location_fsm_tv.tcl} -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/SwordFSM.protoinst for the following reason(s):
There are no instances of module "SwordFSM" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/SwordFSM.protoinst for the following reason(s):
There are no instances of module "SwordFSM" in the design.

Time resolution is 1 ps
source location_fsm_tv.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'location_fsm_tv_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1206.852 ; gain = 115.598
run all
$finish called at time : 1248 ns : File "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/location_fsm_tb.v" Line 217
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sword_fsm_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top SwordFSM_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:\Users\stefa\iCloudDrive\ASU\Spring 2020\CSE_320\Labs_New\Lab3\CSE320-Marth-Lab3\CSE320-Marth-Lab3.srcs\sources_1\bd\SwordFSM\SwordFSM.bd> 
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/synth/SwordFSM.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/sim/SwordFSM.v
VHDL Output written to : C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/hdl/SwordFSM_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block S0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block S1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
Exporting to file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/hw_handoff/SwordFSM.hwh
Generated Block Design Tcl file C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/hw_handoff/SwordFSM_bd.tcl
Generated Hardware Definition File C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/synth/SwordFSM.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sword_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sword_fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/81d5/src/xup_dff_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_set
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/81d5/src/xup_dff_set.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_S0_0/sim/SwordFSM_S0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_S0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/727d/src/xup_dff_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_dff_reset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/727d/src/xup_dff_reset.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_S1_0/sim/SwordFSM_S1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_S1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_and2_0_0/sim/SwordFSM_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_and2_1_0/sim/SwordFSM_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_and2_2_0/sim/SwordFSM_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_inv_0_0/sim/SwordFSM_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_inv_1_0/sim/SwordFSM_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/ip/SwordFSM_xup_or2_0_0/sim/SwordFSM_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.ip_user_files/bd/SwordFSM/sim/SwordFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sources_1/bd/SwordFSM/hdl/SwordFSM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwordFSM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/sword_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sword_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
"xelab -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sword_fsm_tb_behav xil_defaultlib.sword_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sword_fsm_tb_behav xil_defaultlib.sword_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_dff_set
Compiling module xil_defaultlib.SwordFSM_S0_0
Compiling module xil_defaultlib.xup_dff_reset
Compiling module xil_defaultlib.SwordFSM_S1_0
Compiling module xil_defaultlib.xup_and2
Compiling module xil_defaultlib.SwordFSM_xup_and2_0_0
Compiling module xil_defaultlib.SwordFSM_xup_and2_1_0
Compiling module xil_defaultlib.SwordFSM_xup_and2_2_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.SwordFSM_xup_inv_0_0
Compiling module xil_defaultlib.SwordFSM_xup_inv_1_0
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.SwordFSM_xup_or2_0_0
Compiling module xil_defaultlib.SwordFSM
Compiling module xil_defaultlib.SwordFSM_wrapper
Compiling module xil_defaultlib.sword_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sword_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sword_fsm_tb_behav -key {Behavioral:sim_1:Functional:sword_fsm_tb} -tclbatch {sword_fsm_tb.tcl} -protoinst "protoinst_files/SwordFSM.protoinst" -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/LocationFSM.protoinst" -protoinst "protoinst_files/SwordFSM.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/LocationFSM.protoinst for the following reason(s):
There are no instances of module "LocationFSM" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/LocationFSM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/LocationFSM.protoinst for the following reason(s):
There are no instances of module "LocationFSM" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SwordFSM.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source sword_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sword_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.961 ; gain = 4.109
run all
$finish called at time : 370 ns : File "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/sword_fsm_tb.v" Line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 18 10:59:55 2020...
