Hello everyone, so this project basically implements an alarm clock using Verilog HDL.
We are generating a clock with 7 output signals including Alarm signal, Hour, Minute, and seconds.
The input clock given as input is 10Hz.
