    Hinst Name                                             Module Name                                                                                                                                    Inst Count           Total Area
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
torus_credit_D_W32                                                                                                                                                                                            114383           711424.080
 ys[0].xs[0].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           119              538.560
  ys[0].xs[0].cli/regulator                                token_bucket_SIGMA3_RATE20_0                                                                                                                           27              103.680
 ys[0].xs[0].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y0_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6797            42633.720
  ys[0].xs[0].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y0                                                                                                                 34               65.160
  ys[0].xs[0].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_0                                                109              358.920
  ys[0].xs[0].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_0                                                6423            41276.520
   ys[0].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_0                                                                                                                  2099            13620.600
   ys[0].xs[0].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_47                                                                                                                 2090            13582.080
   ys[0].xs[0].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_46                                                                                                                 2071            13532.040
 ys[0].xs[1].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           145              594.000
  ys[0].xs[1].cli/regulator                                token_bucket_SIGMA3_RATE20_15                                                                                                                          27              103.680
 ys[0].xs[1].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y0_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6767            42517.440
  ys[0].xs[1].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y0                                                                                                                 35               64.080
  ys[0].xs[1].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_15                                               107              351.720
  ys[0].xs[1].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_15                                               6399            41183.280
   ys[0].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_45                                                                                                                 2079            13508.640
   ys[0].xs[1].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_44                                                                                                                 2035            13512.960
   ys[0].xs[1].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_43                                                                                                                 2091            13583.160
 ys[0].xs[2].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[0].xs[2].cli/regulator                                token_bucket_SIGMA3_RATE20_14                                                                                                                          27              103.680
 ys[0].xs[2].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y0_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6764            42897.600
  ys[0].xs[2].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y0                                                                                                                 35               64.080
  ys[0].xs[2].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_14                                               108              350.280
  ys[0].xs[2].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_14                                               6419            41641.200
   ys[0].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_42                                                                                                                 2097            13728.600
   ys[0].xs[2].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_41                                                                                                                 2106            13726.800
   ys[0].xs[2].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_40                                                                                                                 2062            13668.480
 ys[0].xs[3].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y0_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           117              534.240
  ys[0].xs[3].cli/regulator                                token_bucket_SIGMA3_RATE20_13                                                                                                                          27              103.680
 ys[0].xs[3].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y0_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6721            42968.520
  ys[0].xs[3].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y0                                                                                                                 30               61.920
  ys[0].xs[3].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_13                                               107              349.920
  ys[0].xs[3].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_13                                               6384            41716.440
   ys[0].xs[3].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_39                                                                                                                 2080            13758.120
   ys[0].xs[3].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_38                                                                                                                 2017            13624.560
   ys[0].xs[3].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_37                                                                                                                 2098            13762.800
 ys[1].xs[0].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[1].xs[0].cli/regulator                                token_bucket_SIGMA3_RATE20_12                                                                                                                          27              103.680
 ys[1].xs[0].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y1_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6716            42399.360
  ys[1].xs[0].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y1                                                                                                                 32               64.440
  ys[1].xs[0].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_12                                               107              357.480
  ys[1].xs[0].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_12                                               6389            41144.760
   ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_36                                                                                                                 2086            13547.160
   ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_35                                                                                                                 2069            13534.200
   ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_34                                                                                                                 2064            13503.240
 ys[1].xs[1].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[1].xs[1].cli/regulator                                token_bucket_SIGMA3_RATE20_11                                                                                                                          27              103.680
 ys[1].xs[1].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y1_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6784            42463.800
  ys[1].xs[1].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y1                                                                                                                 35               66.960
  ys[1].xs[1].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_11                                               108              352.440
  ys[1].xs[1].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_11                                               6387            41119.920
   ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_33                                                                                                                 2071            13521.240
   ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_32                                                                                                                 2069            13491.000
   ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_31                                                                                                                 2069            13514.760
 ys[1].xs[2].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[1].xs[2].cli/regulator                                token_bucket_SIGMA3_RATE20_10                                                                                                                          27              103.680
 ys[1].xs[2].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y1_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6725            42823.080
  ys[1].xs[2].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y1                                                                                                                 35               65.160
  ys[1].xs[2].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_10                                               108              357.120
  ys[1].xs[2].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_10                                               6340            41493.240
   ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_30                                                                                                                 2019            13614.480
   ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_29                                                                                                                 2068            13672.080
   ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_28                                                                                                                 2077            13650.840
 ys[1].xs[3].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y1_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[1].xs[3].cli/regulator                                token_bucket_SIGMA3_RATE20_9                                                                                                                           27              103.680
 ys[1].xs[3].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y1_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6797            42618.600
  ys[1].xs[3].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y1                                                                                                                 32               65.160
  ys[1].xs[3].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_9                                                108              349.920
  ys[1].xs[3].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_9                                                6395            41248.080
   ys[1].xs[3].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_27                                                                                                                 2078            13545.000
   ys[1].xs[3].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_26                                                                                                                 2054            13525.200
   ys[1].xs[3].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_25                                                                                                                 2072            13593.240
 ys[2].xs[0].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[2].xs[0].cli/regulator                                token_bucket_SIGMA3_RATE20_8                                                                                                                           27              103.680
 ys[2].xs[0].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y2_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6821            43224.480
  ys[2].xs[0].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y2                                                                                                                 34               64.440
  ys[2].xs[0].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_8                                                108              349.920
  ys[2].xs[0].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_8                                                6461            41942.880
   ys[2].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_24                                                                                                                 2124            13793.760
   ys[2].xs[0].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_23                                                                                                                 2089            13883.760
   ys[2].xs[0].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_22                                                                                                                 2090            13710.960
 ys[2].xs[1].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[2].xs[1].cli/regulator                                token_bucket_SIGMA3_RATE20_7                                                                                                                           27              103.680
 ys[2].xs[1].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y2_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6830            42999.480
  ys[2].xs[1].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y2                                                                                                                 43               73.440
  ys[2].xs[1].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_7                                                110              355.320
  ys[2].xs[1].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_7                                                6461            41699.160
   ys[2].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_21                                                                                                                 2119            13771.800
   ys[2].xs[1].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_20                                                                                                                 2052            13646.880
   ys[2].xs[1].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_19                                                                                                                 2098            13708.800
 ys[2].xs[2].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[2].xs[2].cli/regulator                                token_bucket_SIGMA3_RATE20_6                                                                                                                           27              103.680
 ys[2].xs[2].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y2_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6767            43188.480
  ys[2].xs[2].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y2                                                                                                                 32               63.360
  ys[2].xs[2].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_6                                                107              350.280
  ys[2].xs[2].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_6                                                6430            41925.600
   ys[2].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_18                                                                                                                 2066            13755.600
   ys[2].xs[2].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_17                                                                                                                 2159            13906.080
   ys[2].xs[2].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_16                                                                                                                 2051            13745.160
 ys[2].xs[3].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y2_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           118              534.600
  ys[2].xs[3].cli/regulator                                token_bucket_SIGMA3_RATE20_5                                                                                                                           27              103.680
 ys[2].xs[3].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y2_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6665            42986.160
  ys[2].xs[3].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y2                                                                                                                 32               64.800
  ys[2].xs[3].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_5                                                107              349.200
  ys[2].xs[3].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_5                                                6323            41719.680
   ys[2].xs[3].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_15                                                                                                                 2054            13709.880
   ys[2].xs[3].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_14                                                                                                                 2075            13750.560
   ys[2].xs[3].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_13                                                                                                                 2002            13665.600
 ys[3].xs[0].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X0_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           154              609.840
  ys[3].xs[0].cli/regulator                                token_bucket_SIGMA3_RATE20_4                                                                                                                           27              103.680
 ys[3].xs[0].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y3_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6830            42643.440
  ys[3].xs[0].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X0_Y3                                                                                                                 37               72.360
  ys[3].xs[0].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_4                                                109              353.160
  ys[3].xs[0].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_4                                                6468            41296.320
   ys[3].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_12                                                                                                                 2158            13690.800
   ys[3].xs[0].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_11                                                                                                                 2072            13533.840
   ys[3].xs[0].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_10                                                                                                                 2076            13561.920
 ys[3].xs[1].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X1_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           160              619.200
  ys[3].xs[1].cli/regulator                                token_bucket_SIGMA3_RATE20_3                                                                                                                           27              103.680
 ys[3].xs[1].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y3_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6748            42965.280
  ys[3].xs[1].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X1_Y3                                                                                                                 34               66.960
  ys[3].xs[1].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_3                                                106              348.480
  ys[3].xs[1].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_3                                                6355            41569.200
   ys[3].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_9                                                                                                                  2036            13643.280
   ys[3].xs[1].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_8                                                                                                                  2102            13735.080
   ys[3].xs[1].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_7                                                                                                                  2044            13671.000
 ys[3].xs[2].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X2_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           119              540.360
  ys[3].xs[2].cli/regulator                                token_bucket_SIGMA3_RATE20_2                                                                                                                           27              103.680
 ys[3].xs[2].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y3_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6736            43079.400
  ys[3].xs[2].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X2_Y3                                                                                                                 37               67.680
  ys[3].xs[2].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_2                                                110              353.160
  ys[3].xs[2].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_2                                                6348            41727.600
   ys[3].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_6                                                                                                                  2068            13759.200
   ys[3].xs[2].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_5                                                                                                                  2079            13757.040
   ys[3].xs[2].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_4                                                                                                                  2046            13670.640
 ys[3].xs[3].cli                                           client_SIGMA3_RATE20_VC_W3_X_W2_Y_W2_X3_Y3_D_W32_N_PACKETS128_X_MAX4_Y_MAX4                                                                           117              536.040
  ys[3].xs[3].cli/regulator                                token_bucket_SIGMA3_RATE20_1                                                                                                                           27              103.680
 ys[3].xs[3].switch                                        torus_switch_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y3_I_to_east_rx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3I_from_west_tx_noc_if__D_W_32_X_W_2_Y_W_2_VC_W_3       6878            43053.480
  ys[3].xs[3].switch/dor_credit                            dor_credit_VC_W3_X_W2_Y_W2_D_W32_X3_Y3                                                                                                                 29               62.640
  ys[3].xs[3].switch/east_conn_tx                          credit_bp_tx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_to_rx_noc_if_transmitter_D_W_32_X_W_2_Y_W_2_VC_W_3_1                                                107              351.720
  ys[3].xs[3].switch/west_conn_rx                          credit_bp_rx_VC_W3_D_W32_X_W2_Y_W2_A_W4_DEPTH32_I_from_tx_noc_if_receiver_D_W_32_X_W_2_Y_W_2_VC_W_3_1                                                6502            41716.440
   ys[3].xs[3].switch/west_conn_rx/gen_vc_logic[0].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_3                                                                                                                  2095            13720.680
   ys[3].xs[3].switch/west_conn_rx/gen_vc_logic[1].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_2                                                                                                                  2087            13679.280
   ys[3].xs[3].switch/west_conn_rx/gen_vc_logic[2].vc_fifo fifo32_DEPTH321_WIDTH36_RLATENCY0_1                                                                                                                  2130            13748.040
