# system info final_fpga_tb on 2013.12.01.15:44:52
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1385930606
#
#
# Files generated for final_fpga_tb on 2013.12.01.15:44:52
files:
filepath,kind,attributes,module,is_top
testbench/final_fpga_tb/simulation/final_fpga_tb.vhd,VHDL,,final_fpga_tb,true
testbench/final_fpga_tb/simulation/submodules/final_fpga.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_width_adapter.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_width_adapter_002.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_data_master_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_instruction_master_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_grab_if_0_avalon_master_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_dma_engine_0_avalon_master_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_onchip_mem_s1_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_sys_clk_timer_s1_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_sysid_control_slave_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0_s1_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd,VHDL,,final_fpga,false
testbench/final_fpga_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
testbench/final_fpga_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_onchip_mem.hex,HEX,,final_fpga_onchip_mem,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_onchip_mem.vhd,VHDL,,final_fpga_onchip_mem,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu.ocp,OTHER,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu.sdc,SDC,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu.vhd,VHDL_ENCRYPT,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu.vho,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_ic_tag_ram.dat,DAT,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_ic_tag_ram.hex,HEX,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_ic_tag_ram.mif,MIF,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_sysclk.vhd,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_tck.vhd,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_wrapper.vhd,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_mult_cell.vhd,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_nios2_waves.do,OTHER,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_ociram_default_contents.dat,DAT,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_ociram_default_contents.hex,HEX,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_ociram_default_contents.mif,MIF,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_oci_test_bench.vhd,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_rf_ram_a.dat,DAT,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_rf_ram_a.hex,HEX,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_rf_ram_a.mif,MIF,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_rf_ram_b.dat,DAT,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_rf_ram_b.hex,HEX,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_rf_ram_b.mif,MIF,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_test_bench.vhd,VHDL,,final_fpga_cpu,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_jtag_uart.vhd,VHDL,,final_fpga_jtag_uart,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_sys_clk_timer.vhd,VHDL,,final_fpga_sys_clk_timer,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_sysid.vho,VHDL,,final_fpga_sysid,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0.vhd,VHDL,,final_fpga_new_sdram_controller_0,false
testbench/final_fpga_tb/simulation/submodules/grab_avdetect.vhd,VHDL,,grab_if,false
testbench/final_fpga_tb/simulation/submodules/grab_buffer.vhd,VHDL,,grab_if,false
testbench/final_fpga_tb/simulation/submodules/grab_rcontrol.vhd,VHDL,,grab_if,false
testbench/final_fpga_tb/simulation/submodules/grab_addressing.vhd,VHDL,,grab_if,false
testbench/final_fpga_tb/simulation/submodules/grab_if.vhd,VHDL,,grab_if,false
testbench/final_fpga_tb/simulation/submodules/grab_wcontrol.vhd,VHDL,,grab_if,false
testbench/final_fpga_tb/simulation/submodules/regfile_final.vhd,VHDL,,regfile_final,false
testbench/final_fpga_tb/simulation/submodules/dma_engine.vhd,VHDL,,dma_engine,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_addr_router.vho,VHDL,,final_fpga_addr_router,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_addr_router_002.vho,VHDL,,final_fpga_addr_router_002,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_id_router.vho,VHDL,,final_fpga_id_router,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_id_router_005.vho,VHDL,,final_fpga_id_router_005,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cmd_xbar_demux.vho,VHDL,,final_fpga_cmd_xbar_demux,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cmd_xbar_demux_001.vho,VHDL,,final_fpga_cmd_xbar_demux_001,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cmd_xbar_demux_002.vho,VHDL,,final_fpga_cmd_xbar_demux_002,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cmd_xbar_mux.vho,VHDL,,final_fpga_cmd_xbar_mux,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_cmd_xbar_mux_005.vho,VHDL,,final_fpga_cmd_xbar_mux_005,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_rsp_xbar_demux.vho,VHDL,,final_fpga_rsp_xbar_demux,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_rsp_xbar_demux_005.vho,VHDL,,final_fpga_rsp_xbar_demux_005,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_rsp_xbar_mux.vho,VHDL,,final_fpga_rsp_xbar_mux,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
testbench/final_fpga_tb/simulation/submodules/final_fpga_irq_mapper.vho,VHDL,,final_fpga_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
final_fpga_tb.final_fpga_inst,final_fpga
final_fpga_tb.final_fpga_inst.onchip_mem,final_fpga_onchip_mem
final_fpga_tb.final_fpga_inst.cpu,final_fpga_cpu
final_fpga_tb.final_fpga_inst.jtag_uart,final_fpga_jtag_uart
final_fpga_tb.final_fpga_inst.sys_clk_timer,final_fpga_sys_clk_timer
final_fpga_tb.final_fpga_inst.sysid,final_fpga_sysid
final_fpga_tb.final_fpga_inst.new_sdram_controller_0,final_fpga_new_sdram_controller_0
final_fpga_tb.final_fpga_inst.grab_if_0,grab_if
final_fpga_tb.final_fpga_inst.regfile_final_0,regfile_final
final_fpga_tb.final_fpga_inst.dma_engine_0,dma_engine
final_fpga_tb.final_fpga_inst.cpu_data_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.cpu_instruction_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.grab_if_0_avalon_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.dma_engine_0_avalon_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.cpu_data_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.cpu_instruction_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.grab_if_0_avalon_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.dma_engine_0_avalon_master_translator,altera_merlin_master_translator
final_fpga_tb.final_fpga_inst.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.onchip_mem_s1_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.sys_clk_timer_s1_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.sysid_control_slave_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.regfile_final_0_avalon_slave_0_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.onchip_mem_s1_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.sys_clk_timer_s1_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.sysid_control_slave_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.regfile_final_0_avalon_slave_0_translator,altera_merlin_slave_translator
final_fpga_tb.final_fpga_inst.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.grab_if_0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.grab_if_0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
final_fpga_tb.final_fpga_inst.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.onchip_mem_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
final_fpga_tb.final_fpga_inst.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
final_fpga_tb.final_fpga_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
final_fpga_tb.final_fpga_inst.addr_router,final_fpga_addr_router
final_fpga_tb.final_fpga_inst.addr_router_001,final_fpga_addr_router
final_fpga_tb.final_fpga_inst.addr_router_002,final_fpga_addr_router_002
final_fpga_tb.final_fpga_inst.addr_router_003,final_fpga_addr_router_002
final_fpga_tb.final_fpga_inst.id_router,final_fpga_id_router
final_fpga_tb.final_fpga_inst.id_router_001,final_fpga_id_router
final_fpga_tb.final_fpga_inst.id_router_002,final_fpga_id_router
final_fpga_tb.final_fpga_inst.id_router_003,final_fpga_id_router
final_fpga_tb.final_fpga_inst.id_router_004,final_fpga_id_router
final_fpga_tb.final_fpga_inst.id_router_006,final_fpga_id_router
final_fpga_tb.final_fpga_inst.id_router_005,final_fpga_id_router_005
final_fpga_tb.final_fpga_inst.limiter,altera_merlin_traffic_limiter
final_fpga_tb.final_fpga_inst.burst_adapter,altera_merlin_burst_adapter
final_fpga_tb.final_fpga_inst.rst_controller,altera_reset_controller
final_fpga_tb.final_fpga_inst.cmd_xbar_demux,final_fpga_cmd_xbar_demux
final_fpga_tb.final_fpga_inst.cmd_xbar_demux_001,final_fpga_cmd_xbar_demux_001
final_fpga_tb.final_fpga_inst.cmd_xbar_demux_002,final_fpga_cmd_xbar_demux_002
final_fpga_tb.final_fpga_inst.cmd_xbar_demux_003,final_fpga_cmd_xbar_demux_002
final_fpga_tb.final_fpga_inst.cmd_xbar_mux,final_fpga_cmd_xbar_mux
final_fpga_tb.final_fpga_inst.cmd_xbar_mux_001,final_fpga_cmd_xbar_mux
final_fpga_tb.final_fpga_inst.cmd_xbar_mux_002,final_fpga_cmd_xbar_mux
final_fpga_tb.final_fpga_inst.cmd_xbar_mux_003,final_fpga_cmd_xbar_mux
final_fpga_tb.final_fpga_inst.cmd_xbar_mux_004,final_fpga_cmd_xbar_mux
final_fpga_tb.final_fpga_inst.cmd_xbar_mux_006,final_fpga_cmd_xbar_mux
final_fpga_tb.final_fpga_inst.cmd_xbar_mux_005,final_fpga_cmd_xbar_mux_005
final_fpga_tb.final_fpga_inst.rsp_xbar_demux,final_fpga_rsp_xbar_demux
final_fpga_tb.final_fpga_inst.rsp_xbar_demux_001,final_fpga_rsp_xbar_demux
final_fpga_tb.final_fpga_inst.rsp_xbar_demux_002,final_fpga_rsp_xbar_demux
final_fpga_tb.final_fpga_inst.rsp_xbar_demux_003,final_fpga_rsp_xbar_demux
final_fpga_tb.final_fpga_inst.rsp_xbar_demux_004,final_fpga_rsp_xbar_demux
final_fpga_tb.final_fpga_inst.rsp_xbar_demux_006,final_fpga_rsp_xbar_demux
final_fpga_tb.final_fpga_inst.rsp_xbar_demux_005,final_fpga_rsp_xbar_demux_005
final_fpga_tb.final_fpga_inst.rsp_xbar_mux,final_fpga_rsp_xbar_mux
final_fpga_tb.final_fpga_inst.rsp_xbar_mux_001,final_fpga_rsp_xbar_mux
final_fpga_tb.final_fpga_inst.width_adapter,altera_merlin_width_adapter
final_fpga_tb.final_fpga_inst.width_adapter_001,altera_merlin_width_adapter
final_fpga_tb.final_fpga_inst.width_adapter_002,altera_merlin_width_adapter
final_fpga_tb.final_fpga_inst.width_adapter_003,altera_merlin_width_adapter
final_fpga_tb.final_fpga_inst.width_adapter,altera_merlin_width_adapter
final_fpga_tb.final_fpga_inst.width_adapter_002,altera_merlin_width_adapter
final_fpga_tb.final_fpga_inst.irq_mapper,final_fpga_irq_mapper
final_fpga_tb.final_fpga_inst_clk_bfm,altera_avalon_clock_source
final_fpga_tb.final_fpga_inst_reset_bfm,altera_avalon_reset_source
final_fpga_tb.final_fpga_inst_new_sdram_controller_bfm,altera_conduit_bfm
final_fpga_tb.final_fpga_inst_grab_if_conduit_bfm,altera_conduit_bfm_0002
final_fpga_tb.final_fpga_inst_regfile_conduit_bfm,altera_conduit_bfm_0003
final_fpga_tb.final_fpga_inst_dma_conduit_bfm,altera_conduit_bfm_0004
