// Seed: 2738689102
module module_0;
  wire id_2;
  id_3(
      .id_0(1), .id_1(id_1), .id_2(1 == id_4), .id_3(1), .id_4(id_4)
  );
endmodule
module module_1 (
    output uwire id_0
    , id_11,
    input  wire  id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output tri0  id_5,
    input  tri0  id_6,
    output wor   id_7,
    input  wor   id_8,
    input  tri1  id_9
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
