ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncelab	15.20-s035: Started on Oct 22, 2023 at 21:08:45 EDT
ncelab
    -messages
    -access rwc
    -cdslib /afs/umbc.edu/users/j/k/jkielty1/home/cmpe-640/cadence/cds.lib
    -hdlvar /afs/umbc.edu/users/j/k/jkielty1/home/cmpe-640/cadence/hdl.var
    alu_4_test

ncelab: *W,ARCMRA: Elaborating the VHDL.ALU_4_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
	Building instance specific data structures.
	Design hierarchy summary:
		      Instances  Unique
		Components:  73      16
		Processes:   60      10
		Signals:     41      20
	Writing initial simulation snapshot: VHDL.ALU_4_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Oct 22, 2023 at 21:08:45 EDT  (total: 00:00:00)
