{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693772884581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693772884582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 17:28:04 2023 " "Processing started: Sun Sep 03 17:28:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693772884582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772884582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772884582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693772884930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693772884930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ula_ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ula_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ula.v(13) " "Verilog HDL information at ula.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ula.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ula.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ula.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/d_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693772892957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772892957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693772893019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt mips.v(16) " "Verilog HDL or VHDL warning at mips.v(16): object \"shamt\" assigned a value but never read" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693772893035 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_module " "Elaborating entity \"pc\" for hierarchy \"pc:pc_module\"" {  } { { "mips.v" "pc_module" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:i_mem " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:i_mem\"" {  } { { "mips.v" "i_mem" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893103 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 1023 i_mem.v(8) " "Verilog HDL warning at i_mem.v(8): number of words (62) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "i_mem.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/i_mem.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693772893111 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(1) " "Verilog HDL assignment warning at instruction.list(1): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893111 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(2) " "Verilog HDL assignment warning at instruction.list(2): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893111 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(3) " "Verilog HDL assignment warning at instruction.list(3): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893111 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(4) " "Verilog HDL assignment warning at instruction.list(4): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893111 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(5) " "Verilog HDL assignment warning at instruction.list(5): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893111 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(6) " "Verilog HDL assignment warning at instruction.list(6): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(7) " "Verilog HDL assignment warning at instruction.list(7): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(8) " "Verilog HDL assignment warning at instruction.list(8): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(9) " "Verilog HDL assignment warning at instruction.list(9): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(10) " "Verilog HDL assignment warning at instruction.list(10): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(11) " "Verilog HDL assignment warning at instruction.list(11): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(12) " "Verilog HDL assignment warning at instruction.list(12): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(13) " "Verilog HDL assignment warning at instruction.list(13): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(14) " "Verilog HDL assignment warning at instruction.list(14): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(15) " "Verilog HDL assignment warning at instruction.list(15): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(16) " "Verilog HDL assignment warning at instruction.list(16): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893112 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(17) " "Verilog HDL assignment warning at instruction.list(17): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(18) " "Verilog HDL assignment warning at instruction.list(18): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(19) " "Verilog HDL assignment warning at instruction.list(19): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(20) " "Verilog HDL assignment warning at instruction.list(20): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(21) " "Verilog HDL assignment warning at instruction.list(21): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(22) " "Verilog HDL assignment warning at instruction.list(22): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(23) " "Verilog HDL assignment warning at instruction.list(23): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(24) " "Verilog HDL assignment warning at instruction.list(24): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(25) " "Verilog HDL assignment warning at instruction.list(25): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(26) " "Verilog HDL assignment warning at instruction.list(26): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893113 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(27) " "Verilog HDL assignment warning at instruction.list(27): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(28) " "Verilog HDL assignment warning at instruction.list(28): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(29) " "Verilog HDL assignment warning at instruction.list(29): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(30) " "Verilog HDL assignment warning at instruction.list(30): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(31) " "Verilog HDL assignment warning at instruction.list(31): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(32) " "Verilog HDL assignment warning at instruction.list(32): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(33) " "Verilog HDL assignment warning at instruction.list(33): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(34) " "Verilog HDL assignment warning at instruction.list(34): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(35) " "Verilog HDL assignment warning at instruction.list(35): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(36) " "Verilog HDL assignment warning at instruction.list(36): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(37) " "Verilog HDL assignment warning at instruction.list(37): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(38) " "Verilog HDL assignment warning at instruction.list(38): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(39) " "Verilog HDL assignment warning at instruction.list(39): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(40) " "Verilog HDL assignment warning at instruction.list(40): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(41) " "Verilog HDL assignment warning at instruction.list(41): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(42) " "Verilog HDL assignment warning at instruction.list(42): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(43) " "Verilog HDL assignment warning at instruction.list(43): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893114 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(44) " "Verilog HDL assignment warning at instruction.list(44): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(45) " "Verilog HDL assignment warning at instruction.list(45): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(46) " "Verilog HDL assignment warning at instruction.list(46): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(47) " "Verilog HDL assignment warning at instruction.list(47): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(48) " "Verilog HDL assignment warning at instruction.list(48): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(49) " "Verilog HDL assignment warning at instruction.list(49): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(50) " "Verilog HDL assignment warning at instruction.list(50): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(51) " "Verilog HDL assignment warning at instruction.list(51): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(52) " "Verilog HDL assignment warning at instruction.list(52): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(53) " "Verilog HDL assignment warning at instruction.list(53): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(54) " "Verilog HDL assignment warning at instruction.list(54): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(55) " "Verilog HDL assignment warning at instruction.list(55): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(56) " "Verilog HDL assignment warning at instruction.list(56): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(57) " "Verilog HDL assignment warning at instruction.list(57): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(58) " "Verilog HDL assignment warning at instruction.list(58): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(59) " "Verilog HDL assignment warning at instruction.list(59): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(60) " "Verilog HDL assignment warning at instruction.list(60): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(61) " "Verilog HDL assignment warning at instruction.list(61): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(62) " "Verilog HDL assignment warning at instruction.list(62): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "C:/Users/chris/Desktop/Projeto_2va/instruction.list" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893115 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 i_mem.v(5) " "Net \"mem.data_a\" at i_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/i_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693772893140 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 i_mem.v(5) " "Net \"mem.waddr_a\" at i_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/i_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693772893140 "|mips|i_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 i_mem.v(5) " "Net \"mem.we_a\" at i_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/i_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693772893140 "|mips|i_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl\"" {  } { { "mips.v" "ctrl" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893140 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl.v(65) " "Verilog HDL Case Statement warning at ctrl.v(65): incomplete case statement has no default case item" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693772893140 "|mips|ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl.v(85) " "Verilog HDL Case Statement warning at ctrl.v(85): incomplete case statement has no default case item" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693772893140 "|mips|ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ctrl.v(16) " "Verilog HDL Always Construct warning at ctrl.v(16): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693772893155 "|mips|ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ctrl.v(16) " "Inferred latch for \"ALUOp\[0\]\" at ctrl.v(16)" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772893155 "|mips|ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ctrl.v(16) " "Inferred latch for \"ALUOp\[1\]\" at ctrl.v(16)" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772893155 "|mips|ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ctrl.v(16) " "Inferred latch for \"ALUOp\[2\]\" at ctrl.v(16)" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772893155 "|mips|ctrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "mips.v" "regfile" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender\"" {  } { { "mips.v" "sign_extender" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:ula_ctrl " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:ula_ctrl\"" {  } { { "mips.v" "ula_ctrl" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893284 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ula_ctrl.v(19) " "Verilog HDL Case Statement warning at ula_ctrl.v(19): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ula_ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ula_ctrl.v" 19 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1693772893284 "|mips|ula_ctrl:ula_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "mips.v" "ula" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(61) " "Verilog HDL assignment warning at ula.v(61): truncated value with size 32 to match size of target (1)" {  } { { "ula.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ula.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693772893290 "|mips|ula:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:d_mem\"" {  } { { "mips.v" "d_mem" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772893290 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "d_mem:d_mem\|memory " "RAM logic \"d_mem:d_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "d_mem.v" "memory" { Text "C:/Users/chris/Desktop/Projeto_2va/d_mem.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1693772893901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693772893901 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/chris/Desktop/Projeto_2va/db/mips.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/chris/Desktop/Projeto_2va/db/mips.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693772893935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl:ctrl\|ALUOp\[0\] " "LATCH primitive \"ctrl:ctrl\|ALUOp\[0\]\" is permanently enabled" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693772894064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl:ctrl\|ALUOp\[1\] " "LATCH primitive \"ctrl:ctrl\|ALUOp\[1\]\" is permanently enabled" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693772894064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrl:ctrl\|ALUOp\[2\] " "LATCH primitive \"ctrl:ctrl\|ALUOp\[2\]\" is permanently enabled" {  } { { "ctrl.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/ctrl.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693772894064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[0\] GND " "Pin \"alu_out\[0\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[1\] GND " "Pin \"alu_out\[1\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[2\] GND " "Pin \"alu_out\[2\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[3\] GND " "Pin \"alu_out\[3\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[4\] GND " "Pin \"alu_out\[4\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[5\] GND " "Pin \"alu_out\[5\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[6\] GND " "Pin \"alu_out\[6\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[7\] GND " "Pin \"alu_out\[7\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[8\] GND " "Pin \"alu_out\[8\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[9\] GND " "Pin \"alu_out\[9\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[10\] GND " "Pin \"alu_out\[10\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[11\] GND " "Pin \"alu_out\[11\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[12\] GND " "Pin \"alu_out\[12\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[13\] GND " "Pin \"alu_out\[13\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[14\] GND " "Pin \"alu_out\[14\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[15\] GND " "Pin \"alu_out\[15\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[16\] GND " "Pin \"alu_out\[16\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[17\] GND " "Pin \"alu_out\[17\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[18\] GND " "Pin \"alu_out\[18\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[19\] GND " "Pin \"alu_out\[19\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[20\] GND " "Pin \"alu_out\[20\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[21\] GND " "Pin \"alu_out\[21\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[22\] GND " "Pin \"alu_out\[22\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[23\] GND " "Pin \"alu_out\[23\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[24\] GND " "Pin \"alu_out\[24\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[25\] GND " "Pin \"alu_out\[25\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[26\] GND " "Pin \"alu_out\[26\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[27\] GND " "Pin \"alu_out\[27\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[28\] GND " "Pin \"alu_out\[28\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[29\] GND " "Pin \"alu_out\[29\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[30\] GND " "Pin \"alu_out\[30\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[31\] GND " "Pin \"alu_out\[31\]\" is stuck at GND" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693772894283 "|mips|alu_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693772894283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693772894368 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "864 " "864 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693772894580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Desktop/Projeto_2va/output_files/mips.map.smsg " "Generated suppressed messages file C:/Users/chris/Desktop/Projeto_2va/output_files/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772894643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693772894915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693772894915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mips.v" "" { Text "C:/Users/chris/Desktop/Projeto_2va/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693772895333 "|mips|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693772895333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693772895335 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693772895335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693772895335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693772895335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693772895353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 17:28:15 2023 " "Processing ended: Sun Sep 03 17:28:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693772895353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693772895353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693772895353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693772895353 ""}
