#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029addb3ed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000029addbb86c0_0 .net "PC", 31 0, v0000029addb7c0b0_0;  1 drivers
v0000029addbb89e0_0 .var "clk", 0 0;
v0000029addbb6c80_0 .net "clkout", 0 0, L_0000029addbb99b0;  1 drivers
v0000029addbb8080_0 .net "cycles_consumed", 31 0, v0000029addbb8940_0;  1 drivers
v0000029addbb6fa0_0 .var "rst", 0 0;
S_0000029addae5c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000029addb3ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000029addb55010 .param/l "RType" 0 4 2, C4<000000>;
P_0000029addb55048 .param/l "add" 0 4 5, C4<100000>;
P_0000029addb55080 .param/l "addi" 0 4 8, C4<001000>;
P_0000029addb550b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000029addb550f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000029addb55128 .param/l "andi" 0 4 8, C4<001100>;
P_0000029addb55160 .param/l "beq" 0 4 10, C4<000100>;
P_0000029addb55198 .param/l "bne" 0 4 10, C4<000101>;
P_0000029addb551d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029addb55208 .param/l "j" 0 4 12, C4<000010>;
P_0000029addb55240 .param/l "jal" 0 4 12, C4<000011>;
P_0000029addb55278 .param/l "jr" 0 4 6, C4<001000>;
P_0000029addb552b0 .param/l "lw" 0 4 8, C4<100011>;
P_0000029addb552e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029addb55320 .param/l "or_" 0 4 5, C4<100101>;
P_0000029addb55358 .param/l "ori" 0 4 8, C4<001101>;
P_0000029addb55390 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029addb553c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000029addb55400 .param/l "slt" 0 4 5, C4<101010>;
P_0000029addb55438 .param/l "slti" 0 4 8, C4<101010>;
P_0000029addb55470 .param/l "srl" 0 4 6, C4<000010>;
P_0000029addb554a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029addb554e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000029addb55518 .param/l "sw" 0 4 8, C4<101011>;
P_0000029addb55550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029addb55588 .param/l "xori" 0 4 8, C4<001110>;
L_0000029addbb9a90 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb9860 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb92b0 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb9320 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb95c0 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb9390 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb97f0 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb9400 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb99b0 .functor OR 1, v0000029addbb89e0_0, v0000029addb45e50_0, C4<0>, C4<0>;
L_0000029addbb9240 .functor OR 1, L_0000029addc02750, L_0000029addc02b10, C4<0>, C4<0>;
L_0000029addbb9630 .functor AND 1, L_0000029addc01d50, L_0000029addc02430, C4<1>, C4<1>;
L_0000029addbb9010 .functor NOT 1, v0000029addbb6fa0_0, C4<0>, C4<0>, C4<0>;
L_0000029addbb8d00 .functor OR 1, L_0000029addc02610, L_0000029addc02e30, C4<0>, C4<0>;
L_0000029addbb96a0 .functor OR 1, L_0000029addbb8d00, L_0000029addc02ed0, C4<0>, C4<0>;
L_0000029addbb9080 .functor OR 1, L_0000029addc03ab0, L_0000029addc144f0, C4<0>, C4<0>;
L_0000029addbb9710 .functor AND 1, L_0000029addc03a10, L_0000029addbb9080, C4<1>, C4<1>;
L_0000029addbb98d0 .functor OR 1, L_0000029addc14ef0, L_0000029addc13eb0, C4<0>, C4<0>;
L_0000029addbb8f30 .functor AND 1, L_0000029addc14630, L_0000029addbb98d0, C4<1>, C4<1>;
L_0000029addbb8de0 .functor NOT 1, L_0000029addbb99b0, C4<0>, C4<0>, C4<0>;
v0000029addb7c1f0_0 .net "ALUOp", 3 0, v0000029addb46c10_0;  1 drivers
v0000029addb7aa30_0 .net "ALUResult", 31 0, v0000029addb7b610_0;  1 drivers
v0000029addb7a490_0 .net "ALUSrc", 0 0, v0000029addb47070_0;  1 drivers
v0000029addbb5d50_0 .net "ALUin2", 31 0, L_0000029addc14770;  1 drivers
v0000029addbb5cb0_0 .net "MemReadEn", 0 0, v0000029addb47610_0;  1 drivers
v0000029addbb5670_0 .net "MemWriteEn", 0 0, v0000029addb47cf0_0;  1 drivers
v0000029addbb5710_0 .net "MemtoReg", 0 0, v0000029addb471b0_0;  1 drivers
v0000029addbb5fd0_0 .net "PC", 31 0, v0000029addb7c0b0_0;  alias, 1 drivers
v0000029addbb5350_0 .net "PCPlus1", 31 0, L_0000029addc026b0;  1 drivers
v0000029addbb4e50_0 .net "PCsrc", 0 0, v0000029addb7afd0_0;  1 drivers
v0000029addbb6250_0 .net "RegDst", 0 0, v0000029addb47b10_0;  1 drivers
v0000029addbb5a30_0 .net "RegWriteEn", 0 0, v0000029addb46530_0;  1 drivers
v0000029addbb6110_0 .net "WriteRegister", 4 0, L_0000029addc02bb0;  1 drivers
v0000029addbb66b0_0 .net *"_ivl_0", 0 0, L_0000029addbb9a90;  1 drivers
L_0000029addbb9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029addbb6750_0 .net/2u *"_ivl_10", 4 0, L_0000029addbb9ca0;  1 drivers
L_0000029addbba090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb69d0_0 .net *"_ivl_101", 15 0, L_0000029addbba090;  1 drivers
v0000029addbb61b0_0 .net *"_ivl_102", 31 0, L_0000029addc031f0;  1 drivers
L_0000029addbba0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb5f30_0 .net *"_ivl_105", 25 0, L_0000029addbba0d8;  1 drivers
L_0000029addbba120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb4ef0_0 .net/2u *"_ivl_106", 31 0, L_0000029addbba120;  1 drivers
v0000029addbb50d0_0 .net *"_ivl_108", 0 0, L_0000029addc01d50;  1 drivers
L_0000029addbba168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000029addbb6430_0 .net/2u *"_ivl_110", 5 0, L_0000029addbba168;  1 drivers
v0000029addbb5ad0_0 .net *"_ivl_112", 0 0, L_0000029addc02430;  1 drivers
v0000029addbb62f0_0 .net *"_ivl_115", 0 0, L_0000029addbb9630;  1 drivers
v0000029addbb5530_0 .net *"_ivl_116", 47 0, L_0000029addc02a70;  1 drivers
L_0000029addbba1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb6390_0 .net *"_ivl_119", 15 0, L_0000029addbba1b0;  1 drivers
L_0000029addbb9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029addbb5210_0 .net/2u *"_ivl_12", 5 0, L_0000029addbb9ce8;  1 drivers
v0000029addbb58f0_0 .net *"_ivl_120", 47 0, L_0000029addc03470;  1 drivers
L_0000029addbba1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb4db0_0 .net *"_ivl_123", 15 0, L_0000029addbba1f8;  1 drivers
v0000029addbb6070_0 .net *"_ivl_125", 0 0, L_0000029addc02110;  1 drivers
v0000029addbb5b70_0 .net *"_ivl_126", 31 0, L_0000029addc02c50;  1 drivers
v0000029addbb64d0_0 .net *"_ivl_128", 47 0, L_0000029addc027f0;  1 drivers
v0000029addbb67f0_0 .net *"_ivl_130", 47 0, L_0000029addc036f0;  1 drivers
v0000029addbb6570_0 .net *"_ivl_132", 47 0, L_0000029addc02cf0;  1 drivers
v0000029addbb57b0_0 .net *"_ivl_134", 47 0, L_0000029addc03790;  1 drivers
v0000029addbb5990_0 .net *"_ivl_14", 0 0, L_0000029addbb84e0;  1 drivers
v0000029addbb5490_0 .net *"_ivl_140", 0 0, L_0000029addbb9010;  1 drivers
L_0000029addbba288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb4c70_0 .net/2u *"_ivl_142", 31 0, L_0000029addbba288;  1 drivers
L_0000029addbba360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000029addbb5e90_0 .net/2u *"_ivl_146", 5 0, L_0000029addbba360;  1 drivers
v0000029addbb55d0_0 .net *"_ivl_148", 0 0, L_0000029addc02610;  1 drivers
L_0000029addbba3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000029addbb6a70_0 .net/2u *"_ivl_150", 5 0, L_0000029addbba3a8;  1 drivers
v0000029addbb5030_0 .net *"_ivl_152", 0 0, L_0000029addc02e30;  1 drivers
v0000029addbb53f0_0 .net *"_ivl_155", 0 0, L_0000029addbb8d00;  1 drivers
L_0000029addbba3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000029addbb5850_0 .net/2u *"_ivl_156", 5 0, L_0000029addbba3f0;  1 drivers
v0000029addbb5c10_0 .net *"_ivl_158", 0 0, L_0000029addc02ed0;  1 drivers
L_0000029addbb9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000029addbb6610_0 .net/2u *"_ivl_16", 4 0, L_0000029addbb9d30;  1 drivers
v0000029addbb6890_0 .net *"_ivl_161", 0 0, L_0000029addbb96a0;  1 drivers
L_0000029addbba438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb6930_0 .net/2u *"_ivl_162", 15 0, L_0000029addbba438;  1 drivers
v0000029addbb5df0_0 .net *"_ivl_164", 31 0, L_0000029addc02f70;  1 drivers
v0000029addbb52b0_0 .net *"_ivl_167", 0 0, L_0000029addc03010;  1 drivers
v0000029addbb4f90_0 .net *"_ivl_168", 15 0, L_0000029addc03330;  1 drivers
v0000029addbb6b10_0 .net *"_ivl_170", 31 0, L_0000029addc038d0;  1 drivers
v0000029addbb4d10_0 .net *"_ivl_174", 31 0, L_0000029addc03290;  1 drivers
L_0000029addbba480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addbb5170_0 .net *"_ivl_177", 25 0, L_0000029addbba480;  1 drivers
L_0000029addbba4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7db20_0 .net/2u *"_ivl_178", 31 0, L_0000029addbba4c8;  1 drivers
v0000029addb7cd60_0 .net *"_ivl_180", 0 0, L_0000029addc03a10;  1 drivers
L_0000029addbba510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7d6c0_0 .net/2u *"_ivl_182", 5 0, L_0000029addbba510;  1 drivers
v0000029addb7dbc0_0 .net *"_ivl_184", 0 0, L_0000029addc03ab0;  1 drivers
L_0000029addbba558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029addb7e0c0_0 .net/2u *"_ivl_186", 5 0, L_0000029addbba558;  1 drivers
v0000029addb7c7c0_0 .net *"_ivl_188", 0 0, L_0000029addc144f0;  1 drivers
v0000029addb7dc60_0 .net *"_ivl_19", 4 0, L_0000029addbb7220;  1 drivers
v0000029addb7d080_0 .net *"_ivl_191", 0 0, L_0000029addbb9080;  1 drivers
v0000029addb7dda0_0 .net *"_ivl_193", 0 0, L_0000029addbb9710;  1 drivers
L_0000029addbba5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029addb7de40_0 .net/2u *"_ivl_194", 5 0, L_0000029addbba5a0;  1 drivers
v0000029addb7cf40_0 .net *"_ivl_196", 0 0, L_0000029addc14810;  1 drivers
L_0000029addbba5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029addb7cea0_0 .net/2u *"_ivl_198", 31 0, L_0000029addbba5e8;  1 drivers
L_0000029addbb9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7d9e0_0 .net/2u *"_ivl_2", 5 0, L_0000029addbb9c58;  1 drivers
v0000029addb7d1c0_0 .net *"_ivl_20", 4 0, L_0000029addbb7360;  1 drivers
v0000029addb7cae0_0 .net *"_ivl_200", 31 0, L_0000029addc15a30;  1 drivers
v0000029addb7d120_0 .net *"_ivl_204", 31 0, L_0000029addc14130;  1 drivers
L_0000029addbba630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7c860_0 .net *"_ivl_207", 25 0, L_0000029addbba630;  1 drivers
L_0000029addbba678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7dd00_0 .net/2u *"_ivl_208", 31 0, L_0000029addbba678;  1 drivers
v0000029addb7d760_0 .net *"_ivl_210", 0 0, L_0000029addc14630;  1 drivers
L_0000029addbba6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7d620_0 .net/2u *"_ivl_212", 5 0, L_0000029addbba6c0;  1 drivers
v0000029addb7d940_0 .net *"_ivl_214", 0 0, L_0000029addc14ef0;  1 drivers
L_0000029addbba708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029addb7da80_0 .net/2u *"_ivl_216", 5 0, L_0000029addbba708;  1 drivers
v0000029addb7d800_0 .net *"_ivl_218", 0 0, L_0000029addc13eb0;  1 drivers
v0000029addb7cc20_0 .net *"_ivl_221", 0 0, L_0000029addbb98d0;  1 drivers
v0000029addb7e020_0 .net *"_ivl_223", 0 0, L_0000029addbb8f30;  1 drivers
L_0000029addbba750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029addb7cfe0_0 .net/2u *"_ivl_224", 5 0, L_0000029addbba750;  1 drivers
v0000029addb7c9a0_0 .net *"_ivl_226", 0 0, L_0000029addc15ad0;  1 drivers
v0000029addb7ca40_0 .net *"_ivl_228", 31 0, L_0000029addc14f90;  1 drivers
v0000029addb7d260_0 .net *"_ivl_24", 0 0, L_0000029addbb92b0;  1 drivers
L_0000029addbb9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029addb7e160_0 .net/2u *"_ivl_26", 4 0, L_0000029addbb9d78;  1 drivers
v0000029addb7e200_0 .net *"_ivl_29", 4 0, L_0000029addbb8580;  1 drivers
v0000029addb7c900_0 .net *"_ivl_32", 0 0, L_0000029addbb9320;  1 drivers
L_0000029addbb9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029addb7cb80_0 .net/2u *"_ivl_34", 4 0, L_0000029addbb9dc0;  1 drivers
v0000029addb7ccc0_0 .net *"_ivl_37", 4 0, L_0000029addbb7540;  1 drivers
v0000029addb7c5e0_0 .net *"_ivl_40", 0 0, L_0000029addbb95c0;  1 drivers
L_0000029addbb9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7c360_0 .net/2u *"_ivl_42", 15 0, L_0000029addbb9e08;  1 drivers
v0000029addb7ce00_0 .net *"_ivl_45", 15 0, L_0000029addc02070;  1 drivers
v0000029addb7d300_0 .net *"_ivl_48", 0 0, L_0000029addbb9390;  1 drivers
v0000029addb7d8a0_0 .net *"_ivl_5", 5 0, L_0000029addbb7040;  1 drivers
L_0000029addbb9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7c540_0 .net/2u *"_ivl_50", 36 0, L_0000029addbb9e50;  1 drivers
L_0000029addbb9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7d3a0_0 .net/2u *"_ivl_52", 31 0, L_0000029addbb9e98;  1 drivers
v0000029addb7c400_0 .net *"_ivl_55", 4 0, L_0000029addc033d0;  1 drivers
v0000029addb7d440_0 .net *"_ivl_56", 36 0, L_0000029addc03510;  1 drivers
v0000029addb7c4a0_0 .net *"_ivl_58", 36 0, L_0000029addc01fd0;  1 drivers
v0000029addb7d4e0_0 .net *"_ivl_62", 0 0, L_0000029addbb97f0;  1 drivers
L_0000029addbb9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7c680_0 .net/2u *"_ivl_64", 5 0, L_0000029addbb9ee0;  1 drivers
v0000029addb7d580_0 .net *"_ivl_67", 5 0, L_0000029addc02250;  1 drivers
v0000029addb7df80_0 .net *"_ivl_70", 0 0, L_0000029addbb9400;  1 drivers
L_0000029addbb9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7c720_0 .net/2u *"_ivl_72", 57 0, L_0000029addbb9f28;  1 drivers
L_0000029addbb9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7dee0_0 .net/2u *"_ivl_74", 31 0, L_0000029addbb9f70;  1 drivers
v0000029addbb77c0_0 .net *"_ivl_77", 25 0, L_0000029addc03b50;  1 drivers
v0000029addbb7680_0 .net *"_ivl_78", 57 0, L_0000029addc029d0;  1 drivers
v0000029addbb8300_0 .net *"_ivl_8", 0 0, L_0000029addbb9860;  1 drivers
v0000029addbb7720_0 .net *"_ivl_80", 57 0, L_0000029addc02930;  1 drivers
L_0000029addbb9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029addbb75e0_0 .net/2u *"_ivl_84", 31 0, L_0000029addbb9fb8;  1 drivers
L_0000029addbba000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029addbb8a80_0 .net/2u *"_ivl_88", 5 0, L_0000029addbba000;  1 drivers
v0000029addbb7900_0 .net *"_ivl_90", 0 0, L_0000029addc02750;  1 drivers
L_0000029addbba048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029addbb70e0_0 .net/2u *"_ivl_92", 5 0, L_0000029addbba048;  1 drivers
v0000029addbb7400_0 .net *"_ivl_94", 0 0, L_0000029addc02b10;  1 drivers
v0000029addbb7860_0 .net *"_ivl_97", 0 0, L_0000029addbb9240;  1 drivers
v0000029addbb83a0_0 .net *"_ivl_98", 47 0, L_0000029addc021b0;  1 drivers
v0000029addbb6d20_0 .net "adderResult", 31 0, L_0000029addc035b0;  1 drivers
v0000029addbb8120_0 .net "address", 31 0, L_0000029addc03970;  1 drivers
v0000029addbb7ea0_0 .net "clk", 0 0, L_0000029addbb99b0;  alias, 1 drivers
v0000029addbb8940_0 .var "cycles_consumed", 31 0;
v0000029addbb8b20_0 .net "extImm", 31 0, L_0000029addc030b0;  1 drivers
v0000029addbb7f40_0 .net "funct", 5 0, L_0000029addc03150;  1 drivers
v0000029addbb72c0_0 .net "hlt", 0 0, v0000029addb45e50_0;  1 drivers
v0000029addbb6f00_0 .net "imm", 15 0, L_0000029addc02570;  1 drivers
v0000029addbb7a40_0 .net "immediate", 31 0, L_0000029addc13e10;  1 drivers
v0000029addbb8440_0 .net "input_clk", 0 0, v0000029addbb89e0_0;  1 drivers
v0000029addbb7fe0_0 .net "instruction", 31 0, L_0000029addc022f0;  1 drivers
v0000029addbb7180_0 .net "memoryReadData", 31 0, v0000029addb7a530_0;  1 drivers
v0000029addbb7c20_0 .net "nextPC", 31 0, L_0000029addc01e90;  1 drivers
v0000029addbb79a0_0 .net "opcode", 5 0, L_0000029addbb81c0;  1 drivers
v0000029addbb7ae0_0 .net "rd", 4 0, L_0000029addbb8260;  1 drivers
v0000029addbb6dc0_0 .net "readData1", 31 0, L_0000029addbb9780;  1 drivers
v0000029addbb7cc0_0 .net "readData1_w", 31 0, L_0000029addc13cd0;  1 drivers
v0000029addbb7d60_0 .net "readData2", 31 0, L_0000029addbb9550;  1 drivers
v0000029addbb7e00_0 .net "rs", 4 0, L_0000029addbb8620;  1 drivers
v0000029addbb8760_0 .net "rst", 0 0, v0000029addbb6fa0_0;  1 drivers
v0000029addbb7b80_0 .net "rt", 4 0, L_0000029addc03650;  1 drivers
v0000029addbb88a0_0 .net "shamt", 31 0, L_0000029addc01f30;  1 drivers
v0000029addbb6e60_0 .net "wire_instruction", 31 0, L_0000029addbb9470;  1 drivers
v0000029addbb74a0_0 .net "writeData", 31 0, L_0000029addc14c70;  1 drivers
v0000029addbb8800_0 .net "zero", 0 0, L_0000029addc146d0;  1 drivers
L_0000029addbb7040 .part L_0000029addc022f0, 26, 6;
L_0000029addbb81c0 .functor MUXZ 6, L_0000029addbb7040, L_0000029addbb9c58, L_0000029addbb9a90, C4<>;
L_0000029addbb84e0 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbb9ce8;
L_0000029addbb7220 .part L_0000029addc022f0, 11, 5;
L_0000029addbb7360 .functor MUXZ 5, L_0000029addbb7220, L_0000029addbb9d30, L_0000029addbb84e0, C4<>;
L_0000029addbb8260 .functor MUXZ 5, L_0000029addbb7360, L_0000029addbb9ca0, L_0000029addbb9860, C4<>;
L_0000029addbb8580 .part L_0000029addc022f0, 21, 5;
L_0000029addbb8620 .functor MUXZ 5, L_0000029addbb8580, L_0000029addbb9d78, L_0000029addbb92b0, C4<>;
L_0000029addbb7540 .part L_0000029addc022f0, 16, 5;
L_0000029addc03650 .functor MUXZ 5, L_0000029addbb7540, L_0000029addbb9dc0, L_0000029addbb9320, C4<>;
L_0000029addc02070 .part L_0000029addc022f0, 0, 16;
L_0000029addc02570 .functor MUXZ 16, L_0000029addc02070, L_0000029addbb9e08, L_0000029addbb95c0, C4<>;
L_0000029addc033d0 .part L_0000029addc022f0, 6, 5;
L_0000029addc03510 .concat [ 5 32 0 0], L_0000029addc033d0, L_0000029addbb9e98;
L_0000029addc01fd0 .functor MUXZ 37, L_0000029addc03510, L_0000029addbb9e50, L_0000029addbb9390, C4<>;
L_0000029addc01f30 .part L_0000029addc01fd0, 0, 32;
L_0000029addc02250 .part L_0000029addc022f0, 0, 6;
L_0000029addc03150 .functor MUXZ 6, L_0000029addc02250, L_0000029addbb9ee0, L_0000029addbb97f0, C4<>;
L_0000029addc03b50 .part L_0000029addc022f0, 0, 26;
L_0000029addc029d0 .concat [ 26 32 0 0], L_0000029addc03b50, L_0000029addbb9f70;
L_0000029addc02930 .functor MUXZ 58, L_0000029addc029d0, L_0000029addbb9f28, L_0000029addbb9400, C4<>;
L_0000029addc03970 .part L_0000029addc02930, 0, 32;
L_0000029addc026b0 .arith/sum 32, v0000029addb7c0b0_0, L_0000029addbb9fb8;
L_0000029addc02750 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba000;
L_0000029addc02b10 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba048;
L_0000029addc021b0 .concat [ 32 16 0 0], L_0000029addc03970, L_0000029addbba090;
L_0000029addc031f0 .concat [ 6 26 0 0], L_0000029addbb81c0, L_0000029addbba0d8;
L_0000029addc01d50 .cmp/eq 32, L_0000029addc031f0, L_0000029addbba120;
L_0000029addc02430 .cmp/eq 6, L_0000029addc03150, L_0000029addbba168;
L_0000029addc02a70 .concat [ 32 16 0 0], L_0000029addbb9780, L_0000029addbba1b0;
L_0000029addc03470 .concat [ 32 16 0 0], v0000029addb7c0b0_0, L_0000029addbba1f8;
L_0000029addc02110 .part L_0000029addc02570, 15, 1;
LS_0000029addc02c50_0_0 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_4 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_8 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_12 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_16 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_20 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_24 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_0_28 .concat [ 1 1 1 1], L_0000029addc02110, L_0000029addc02110, L_0000029addc02110, L_0000029addc02110;
LS_0000029addc02c50_1_0 .concat [ 4 4 4 4], LS_0000029addc02c50_0_0, LS_0000029addc02c50_0_4, LS_0000029addc02c50_0_8, LS_0000029addc02c50_0_12;
LS_0000029addc02c50_1_4 .concat [ 4 4 4 4], LS_0000029addc02c50_0_16, LS_0000029addc02c50_0_20, LS_0000029addc02c50_0_24, LS_0000029addc02c50_0_28;
L_0000029addc02c50 .concat [ 16 16 0 0], LS_0000029addc02c50_1_0, LS_0000029addc02c50_1_4;
L_0000029addc027f0 .concat [ 16 32 0 0], L_0000029addc02570, L_0000029addc02c50;
L_0000029addc036f0 .arith/sum 48, L_0000029addc03470, L_0000029addc027f0;
L_0000029addc02cf0 .functor MUXZ 48, L_0000029addc036f0, L_0000029addc02a70, L_0000029addbb9630, C4<>;
L_0000029addc03790 .functor MUXZ 48, L_0000029addc02cf0, L_0000029addc021b0, L_0000029addbb9240, C4<>;
L_0000029addc035b0 .part L_0000029addc03790, 0, 32;
L_0000029addc01e90 .functor MUXZ 32, L_0000029addc026b0, L_0000029addc035b0, v0000029addb7afd0_0, C4<>;
L_0000029addc022f0 .functor MUXZ 32, L_0000029addbb9470, L_0000029addbba288, L_0000029addbb9010, C4<>;
L_0000029addc02610 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba360;
L_0000029addc02e30 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba3a8;
L_0000029addc02ed0 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba3f0;
L_0000029addc02f70 .concat [ 16 16 0 0], L_0000029addc02570, L_0000029addbba438;
L_0000029addc03010 .part L_0000029addc02570, 15, 1;
LS_0000029addc03330_0_0 .concat [ 1 1 1 1], L_0000029addc03010, L_0000029addc03010, L_0000029addc03010, L_0000029addc03010;
LS_0000029addc03330_0_4 .concat [ 1 1 1 1], L_0000029addc03010, L_0000029addc03010, L_0000029addc03010, L_0000029addc03010;
LS_0000029addc03330_0_8 .concat [ 1 1 1 1], L_0000029addc03010, L_0000029addc03010, L_0000029addc03010, L_0000029addc03010;
LS_0000029addc03330_0_12 .concat [ 1 1 1 1], L_0000029addc03010, L_0000029addc03010, L_0000029addc03010, L_0000029addc03010;
L_0000029addc03330 .concat [ 4 4 4 4], LS_0000029addc03330_0_0, LS_0000029addc03330_0_4, LS_0000029addc03330_0_8, LS_0000029addc03330_0_12;
L_0000029addc038d0 .concat [ 16 16 0 0], L_0000029addc02570, L_0000029addc03330;
L_0000029addc030b0 .functor MUXZ 32, L_0000029addc038d0, L_0000029addc02f70, L_0000029addbb96a0, C4<>;
L_0000029addc03290 .concat [ 6 26 0 0], L_0000029addbb81c0, L_0000029addbba480;
L_0000029addc03a10 .cmp/eq 32, L_0000029addc03290, L_0000029addbba4c8;
L_0000029addc03ab0 .cmp/eq 6, L_0000029addc03150, L_0000029addbba510;
L_0000029addc144f0 .cmp/eq 6, L_0000029addc03150, L_0000029addbba558;
L_0000029addc14810 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba5a0;
L_0000029addc15a30 .functor MUXZ 32, L_0000029addc030b0, L_0000029addbba5e8, L_0000029addc14810, C4<>;
L_0000029addc13e10 .functor MUXZ 32, L_0000029addc15a30, L_0000029addc01f30, L_0000029addbb9710, C4<>;
L_0000029addc14130 .concat [ 6 26 0 0], L_0000029addbb81c0, L_0000029addbba630;
L_0000029addc14630 .cmp/eq 32, L_0000029addc14130, L_0000029addbba678;
L_0000029addc14ef0 .cmp/eq 6, L_0000029addc03150, L_0000029addbba6c0;
L_0000029addc13eb0 .cmp/eq 6, L_0000029addc03150, L_0000029addbba708;
L_0000029addc15ad0 .cmp/eq 6, L_0000029addbb81c0, L_0000029addbba750;
L_0000029addc14f90 .functor MUXZ 32, L_0000029addbb9780, v0000029addb7c0b0_0, L_0000029addc15ad0, C4<>;
L_0000029addc13cd0 .functor MUXZ 32, L_0000029addc14f90, L_0000029addbb9550, L_0000029addbb8f30, C4<>;
S_0000029addb555d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029addb3afe0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029addbb8ec0 .functor NOT 1, v0000029addb47070_0, C4<0>, C4<0>, C4<0>;
v0000029addb47890_0 .net *"_ivl_0", 0 0, L_0000029addbb8ec0;  1 drivers
v0000029addb46fd0_0 .net "in1", 31 0, L_0000029addbb9550;  alias, 1 drivers
v0000029addb47390_0 .net "in2", 31 0, L_0000029addc13e10;  alias, 1 drivers
v0000029addb46490_0 .net "out", 31 0, L_0000029addc14770;  alias, 1 drivers
v0000029addb46b70_0 .net "s", 0 0, v0000029addb47070_0;  alias, 1 drivers
L_0000029addc14770 .functor MUXZ 32, L_0000029addc13e10, L_0000029addbb9550, L_0000029addbb8ec0, C4<>;
S_0000029addae5db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000029addbb0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000029addbb00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000029addbb0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000029addbb0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000029addbb0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000029addbb01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029addbb01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029addbb0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000029addbb0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029addbb0288 .param/l "j" 0 4 12, C4<000010>;
P_0000029addbb02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000029addbb02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029addbb0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000029addbb0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029addbb03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029addbb03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029addbb0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029addbb0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000029addbb0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000029addbb04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029addbb04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029addbb0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000029addbb0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000029addbb0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000029addbb05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029addbb0608 .param/l "xori" 0 4 8, C4<001110>;
v0000029addb46c10_0 .var "ALUOp", 3 0;
v0000029addb47070_0 .var "ALUSrc", 0 0;
v0000029addb47610_0 .var "MemReadEn", 0 0;
v0000029addb47cf0_0 .var "MemWriteEn", 0 0;
v0000029addb471b0_0 .var "MemtoReg", 0 0;
v0000029addb47b10_0 .var "RegDst", 0 0;
v0000029addb46530_0 .var "RegWriteEn", 0 0;
v0000029addb47bb0_0 .net "funct", 5 0, L_0000029addc03150;  alias, 1 drivers
v0000029addb45e50_0 .var "hlt", 0 0;
v0000029addb47250_0 .net "opcode", 5 0, L_0000029addbb81c0;  alias, 1 drivers
v0000029addb476b0_0 .net "rst", 0 0, v0000029addbb6fa0_0;  alias, 1 drivers
E_0000029addb3a3e0 .event anyedge, v0000029addb476b0_0, v0000029addb47250_0, v0000029addb47bb0_0;
S_0000029adda769c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000029addb3a420 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000029addbb9470 .functor BUFZ 32, L_0000029addc02390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029addb45ef0_0 .net "Data_Out", 31 0, L_0000029addbb9470;  alias, 1 drivers
v0000029addb47930 .array "InstMem", 0 1023, 31 0;
v0000029addb47110_0 .net *"_ivl_0", 31 0, L_0000029addc02390;  1 drivers
v0000029addb46e90_0 .net *"_ivl_3", 9 0, L_0000029addc02890;  1 drivers
v0000029addb46030_0 .net *"_ivl_4", 11 0, L_0000029addc024d0;  1 drivers
L_0000029addbba240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029addb460d0_0 .net *"_ivl_7", 1 0, L_0000029addbba240;  1 drivers
v0000029addb46710_0 .net "addr", 31 0, v0000029addb7c0b0_0;  alias, 1 drivers
v0000029addb46990_0 .var/i "i", 31 0;
L_0000029addc02390 .array/port v0000029addb47930, L_0000029addc024d0;
L_0000029addc02890 .part v0000029addb7c0b0_0, 0, 10;
L_0000029addc024d0 .concat [ 10 2 0 0], L_0000029addc02890, L_0000029addbba240;
S_0000029adda76b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000029addbb9780 .functor BUFZ 32, L_0000029addc03830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029addbb9550 .functor BUFZ 32, L_0000029addc01cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029addb46df0_0 .net *"_ivl_0", 31 0, L_0000029addc03830;  1 drivers
v0000029addb46f30_0 .net *"_ivl_10", 6 0, L_0000029addc01df0;  1 drivers
L_0000029addbba318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029addb23d70_0 .net *"_ivl_13", 1 0, L_0000029addbba318;  1 drivers
v0000029addb24810_0 .net *"_ivl_2", 6 0, L_0000029addc02d90;  1 drivers
L_0000029addbba2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029addb7a8f0_0 .net *"_ivl_5", 1 0, L_0000029addbba2d0;  1 drivers
v0000029addb7aad0_0 .net *"_ivl_8", 31 0, L_0000029addc01cb0;  1 drivers
v0000029addb7b110_0 .net "clk", 0 0, L_0000029addbb99b0;  alias, 1 drivers
v0000029addb7b1b0_0 .var/i "i", 31 0;
v0000029addb7b9d0_0 .net "readData1", 31 0, L_0000029addbb9780;  alias, 1 drivers
v0000029addb7be30_0 .net "readData2", 31 0, L_0000029addbb9550;  alias, 1 drivers
v0000029addb7b250_0 .net "readRegister1", 4 0, L_0000029addbb8620;  alias, 1 drivers
v0000029addb7ae90_0 .net "readRegister2", 4 0, L_0000029addc03650;  alias, 1 drivers
v0000029addb7b2f0 .array "registers", 31 0, 31 0;
v0000029addb7b390_0 .net "rst", 0 0, v0000029addbb6fa0_0;  alias, 1 drivers
v0000029addb7ab70_0 .net "we", 0 0, v0000029addb46530_0;  alias, 1 drivers
v0000029addb7ba70_0 .net "writeData", 31 0, L_0000029addc14c70;  alias, 1 drivers
v0000029addb7ad50_0 .net "writeRegister", 4 0, L_0000029addc02bb0;  alias, 1 drivers
E_0000029addb3a9e0/0 .event negedge, v0000029addb476b0_0;
E_0000029addb3a9e0/1 .event posedge, v0000029addb7b110_0;
E_0000029addb3a9e0 .event/or E_0000029addb3a9e0/0, E_0000029addb3a9e0/1;
L_0000029addc03830 .array/port v0000029addb7b2f0, L_0000029addc02d90;
L_0000029addc02d90 .concat [ 5 2 0 0], L_0000029addbb8620, L_0000029addbba2d0;
L_0000029addc01cb0 .array/port v0000029addb7b2f0, L_0000029addc01df0;
L_0000029addc01df0 .concat [ 5 2 0 0], L_0000029addc03650, L_0000029addbba318;
S_0000029addae52e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029adda76b50;
 .timescale 0 0;
v0000029addb46d50_0 .var/i "i", 31 0;
S_0000029addae5470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000029addb3aae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000029addbb94e0 .functor NOT 1, v0000029addb47b10_0, C4<0>, C4<0>, C4<0>;
v0000029addb7a670_0 .net *"_ivl_0", 0 0, L_0000029addbb94e0;  1 drivers
v0000029addb7a3f0_0 .net "in1", 4 0, L_0000029addc03650;  alias, 1 drivers
v0000029addb7b4d0_0 .net "in2", 4 0, L_0000029addbb8260;  alias, 1 drivers
v0000029addb7b7f0_0 .net "out", 4 0, L_0000029addc02bb0;  alias, 1 drivers
v0000029addb7b430_0 .net "s", 0 0, v0000029addb47b10_0;  alias, 1 drivers
L_0000029addc02bb0 .functor MUXZ 5, L_0000029addbb8260, L_0000029addc03650, L_0000029addbb94e0, C4<>;
S_0000029addacd530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029addb3a0a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029addbb90f0 .functor NOT 1, v0000029addb471b0_0, C4<0>, C4<0>, C4<0>;
v0000029addb7ac10_0 .net *"_ivl_0", 0 0, L_0000029addbb90f0;  1 drivers
v0000029addb7a850_0 .net "in1", 31 0, v0000029addb7b610_0;  alias, 1 drivers
v0000029addb7adf0_0 .net "in2", 31 0, v0000029addb7a530_0;  alias, 1 drivers
v0000029addb7bcf0_0 .net "out", 31 0, L_0000029addc14c70;  alias, 1 drivers
v0000029addb7a350_0 .net "s", 0 0, v0000029addb471b0_0;  alias, 1 drivers
L_0000029addc14c70 .functor MUXZ 32, v0000029addb7a530_0, v0000029addb7b610_0, L_0000029addbb90f0, C4<>;
S_0000029addacd6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000029addb15120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000029addb15158 .param/l "AND" 0 9 12, C4<0010>;
P_0000029addb15190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000029addb151c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000029addb15200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000029addb15238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000029addb15270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000029addb152a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000029addb152e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000029addb15318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000029addb15350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000029addb15388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000029addbba798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029addb7bc50_0 .net/2u *"_ivl_0", 31 0, L_0000029addbba798;  1 drivers
v0000029addb7bd90_0 .net "opSel", 3 0, v0000029addb46c10_0;  alias, 1 drivers
v0000029addb7b570_0 .net "operand1", 31 0, L_0000029addc13cd0;  alias, 1 drivers
v0000029addb7af30_0 .net "operand2", 31 0, L_0000029addc14770;  alias, 1 drivers
v0000029addb7b610_0 .var "result", 31 0;
v0000029addb7a5d0_0 .net "zero", 0 0, L_0000029addc146d0;  alias, 1 drivers
E_0000029addb3a4e0 .event anyedge, v0000029addb46c10_0, v0000029addb7b570_0, v0000029addb46490_0;
L_0000029addc146d0 .cmp/eq 32, v0000029addb7b610_0, L_0000029addbba798;
S_0000029addb153d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000029addbb0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000029addbb0688 .param/l "add" 0 4 5, C4<100000>;
P_0000029addbb06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000029addbb06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000029addbb0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000029addbb0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000029addbb07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029addbb07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029addbb0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029addbb0848 .param/l "j" 0 4 12, C4<000010>;
P_0000029addbb0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000029addbb08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029addbb08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000029addbb0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029addbb0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000029addbb0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000029addbb09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029addbb0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000029addbb0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000029addbb0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000029addbb0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029addbb0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029addbb0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000029addbb0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000029addbb0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029addbb0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000029addb7afd0_0 .var "PCsrc", 0 0;
v0000029addb7bf70_0 .net "funct", 5 0, L_0000029addc03150;  alias, 1 drivers
v0000029addb7b6b0_0 .net "opcode", 5 0, L_0000029addbb81c0;  alias, 1 drivers
v0000029addb7bb10_0 .net "operand1", 31 0, L_0000029addbb9780;  alias, 1 drivers
v0000029addb7b750_0 .net "operand2", 31 0, L_0000029addc14770;  alias, 1 drivers
v0000029addb7bbb0_0 .net "rst", 0 0, v0000029addbb6fa0_0;  alias, 1 drivers
E_0000029addb37a20/0 .event anyedge, v0000029addb476b0_0, v0000029addb47250_0, v0000029addb7b9d0_0, v0000029addb46490_0;
E_0000029addb37a20/1 .event anyedge, v0000029addb47bb0_0;
E_0000029addb37a20 .event/or E_0000029addb37a20/0, E_0000029addb37a20/1;
S_0000029addafd7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000029addb7b890 .array "DataMem", 0 1023, 31 0;
v0000029addb7b070_0 .net "address", 31 0, v0000029addb7b610_0;  alias, 1 drivers
v0000029addb7a990_0 .net "clock", 0 0, L_0000029addbb8de0;  1 drivers
v0000029addb7acb0_0 .net "data", 31 0, L_0000029addbb9550;  alias, 1 drivers
v0000029addb7b930_0 .var/i "i", 31 0;
v0000029addb7a530_0 .var "q", 31 0;
v0000029addb7bed0_0 .net "rden", 0 0, v0000029addb47610_0;  alias, 1 drivers
v0000029addb7a710_0 .net "wren", 0 0, v0000029addb47cf0_0;  alias, 1 drivers
E_0000029addb38ea0 .event posedge, v0000029addb7a990_0;
S_0000029addafd940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000029addae5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000029addb3a560 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000029addb7c010_0 .net "PCin", 31 0, L_0000029addc01e90;  alias, 1 drivers
v0000029addb7c0b0_0 .var "PCout", 31 0;
v0000029addb7a7b0_0 .net "clk", 0 0, L_0000029addbb99b0;  alias, 1 drivers
v0000029addb7c150_0 .net "rst", 0 0, v0000029addbb6fa0_0;  alias, 1 drivers
    .scope S_0000029addb153d0;
T_0 ;
    %wait E_0000029addb37a20;
    %load/vec4 v0000029addb7bbb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029addb7afd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029addb7b6b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000029addb7bb10_0;
    %load/vec4 v0000029addb7b750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000029addb7b6b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000029addb7bb10_0;
    %load/vec4 v0000029addb7b750_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000029addb7b6b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000029addb7b6b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000029addb7b6b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000029addb7bf70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000029addb7afd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029addafd940;
T_1 ;
    %wait E_0000029addb3a9e0;
    %load/vec4 v0000029addb7c150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029addb7c0b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029addb7c010_0;
    %assign/vec4 v0000029addb7c0b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029adda769c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029addb46990_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029addb46990_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029addb46990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %load/vec4 v0000029addb46990_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029addb46990_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb47930, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000029addae5db0;
T_3 ;
    %wait E_0000029addb3a3e0;
    %load/vec4 v0000029addb476b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000029addb45e50_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029addb47cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029addb471b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029addb47610_0, 0;
    %assign/vec4 v0000029addb47b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000029addb45e50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000029addb46c10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000029addb47070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029addb46530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029addb47cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029addb471b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029addb47610_0, 0, 1;
    %store/vec4 v0000029addb47b10_0, 0, 1;
    %load/vec4 v0000029addb47250_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb45e50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %load/vec4 v0000029addb47bb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029addb47b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb46530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb471b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029addb47070_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029addb46c10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029adda76b50;
T_4 ;
    %wait E_0000029addb3a9e0;
    %fork t_1, S_0000029addae52e0;
    %jmp t_0;
    .scope S_0000029addae52e0;
t_1 ;
    %load/vec4 v0000029addb7b390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029addb46d50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000029addb46d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029addb46d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b2f0, 0, 4;
    %load/vec4 v0000029addb46d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029addb46d50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029addb7ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000029addb7ba70_0;
    %load/vec4 v0000029addb7ad50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b2f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b2f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029adda76b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029adda76b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029addb7b1b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000029addb7b1b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000029addb7b1b0_0;
    %ix/getv/s 4, v0000029addb7b1b0_0;
    %load/vec4a v0000029addb7b2f0, 4;
    %ix/getv/s 4, v0000029addb7b1b0_0;
    %load/vec4a v0000029addb7b2f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029addb7b1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029addb7b1b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000029addacd6c0;
T_6 ;
    %wait E_0000029addb3a4e0;
    %load/vec4 v0000029addb7bd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %add;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %sub;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %and;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %or;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %xor;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %or;
    %inv;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000029addb7b570_0;
    %load/vec4 v0000029addb7af30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000029addb7af30_0;
    %load/vec4 v0000029addb7b570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000029addb7b570_0;
    %ix/getv 4, v0000029addb7af30_0;
    %shiftl 4;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000029addb7b570_0;
    %ix/getv 4, v0000029addb7af30_0;
    %shiftr 4;
    %assign/vec4 v0000029addb7b610_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029addafd7b0;
T_7 ;
    %wait E_0000029addb38ea0;
    %load/vec4 v0000029addb7bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029addb7b070_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029addb7b890, 4;
    %assign/vec4 v0000029addb7a530_0, 0;
T_7.0 ;
    %load/vec4 v0000029addb7a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029addb7acb0_0;
    %ix/getv 3, v0000029addb7b070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029addafd7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029addb7b930_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000029addb7b930_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029addb7b930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %load/vec4 v0000029addb7b930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029addb7b930_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029addb7b890, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000029addafd7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029addb7b930_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000029addb7b930_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000029addb7b930_0;
    %load/vec4a v0000029addb7b890, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000029addb7b930_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029addb7b930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029addb7b930_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000029addae5c20;
T_10 ;
    %wait E_0000029addb3a9e0;
    %load/vec4 v0000029addbb8760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029addbb8940_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029addbb8940_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029addbb8940_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029addb3ed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029addbb89e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029addbb6fa0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029addb3ed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000029addbb89e0_0;
    %inv;
    %assign/vec4 v0000029addbb89e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029addb3ed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029addbb6fa0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029addbb6fa0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000029addbb8080_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
