$date
	Tue Mar 26 15:39:51 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module upcounter_testbench $end
$var wire 2 ! counter [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 2 & counter [1:0] $end
$var wire 1 ' reset $end
$var wire 1 ( x $end
$var reg 2 ) D [1:0] $end
$var reg 2 * Dprev [1:0] $end
$var reg 2 + counter_up [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b1 )
1(
1'
b0 &
0%
1$
1#
0"
b0 !
$end
#5
b11 )
b1 *
1"
1%
#10
0"
0%
0#
0'
#15
b10 +
b10 !
b10 &
b10 )
b11 *
1"
1%
#20
0"
0%
0$
0(
#25
b10 )
b10 *
1"
1%
#30
0"
0%
1$
1(
#35
b0 +
b0 !
b0 &
b0 )
1"
1%
#40
0"
0%
0$
0(
#45
b0 )
b0 *
1"
1%
#50
0"
0%
1$
1(
#55
b1 +
b1 !
b1 &
b1 )
1"
1%
#60
0"
0%
#65
b11 +
b11 !
b11 &
b11 )
b1 *
1"
1%
#70
0"
0%
#75
b10 +
b10 !
b10 &
b10 )
b11 *
1"
1%
#80
0"
0%
#85
b0 +
b0 !
b0 &
b0 )
b10 *
1"
1%
#90
0"
0%
#95
b1 +
b1 !
b1 &
b1 )
b0 *
1"
1%
#100
0"
0%
#105
b11 +
b11 !
b11 &
b11 )
b1 *
1"
1%
#110
0"
0%
#115
b10 +
b10 !
b10 &
b10 )
b11 *
1"
1%
#120
0"
0%
#125
b0 +
b0 !
b0 &
b0 )
b10 *
1"
1%
#130
0"
0%
0$
0(
