
---------- Begin Simulation Statistics ----------
final_tick                                90316469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 889276                       # Number of bytes of host memory used
host_op_rate                                   101330                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1877.14                       # Real time elapsed on the host
host_tick_rate                               48113918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090316                       # Number of seconds simulated
sim_ticks                                 90316469000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 118719476                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73178084                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.806329                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.806329                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5376599                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3805419                       # number of floating regfile writes
system.cpu.idleCycles                        14445642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3293228                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25417532                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.423836                       # Inst execution rate
system.cpu.iew.exec_refs                     57512545                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22131441                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                12576772                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39232038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              13994                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            261143                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             24983216                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           285992795                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              35381104                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4889611                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             257191742                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  56026                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4417766                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2874415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4484440                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          51535                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2499089                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         794139                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 276121453                       # num instructions consuming a value
system.cpu.iew.wb_count                     253192290                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646275                       # average fanout of values written-back
system.cpu.iew.wb_producers                 178450376                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.401695                       # insts written-back per cycle
system.cpu.iew.wb_sent                      255628308                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                365300644                       # number of integer regfile reads
system.cpu.int_regfile_writes               199263529                       # number of integer regfile writes
system.cpu.ipc                               0.553609                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.553609                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5525737      2.11%      2.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             196392662     74.94%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               177443      0.07%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27202      0.01%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              144741      0.06%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18064      0.01%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               206341      0.08%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   60      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                93137      0.04%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              385585      0.15%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4140      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             248      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1404      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             127      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            352      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33403529     12.75%     90.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18867501      7.20%     97.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2990226      1.14%     98.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3842672      1.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              262081353                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8659512                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16498346                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7614074                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13896046                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4301347                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016412                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2704055     62.87%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7991      0.19%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    661      0.02%     63.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   487      0.01%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   69      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 265832      6.18%     69.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                486903     11.32%     80.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            696805     16.20%     96.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           138526      3.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              252197451                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          678599838                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    245578216                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         367929373                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  285932959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 262081353                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               59836                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        95783290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            446834                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          32892                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    101202718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     166187297                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.232537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            93767907     56.42%     56.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13194818      7.94%     64.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12603420      7.58%     71.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11611074      6.99%     78.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11055903      6.65%     85.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8811122      5.30%     90.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7922307      4.77%     95.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4732559      2.85%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2488187      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       166187297                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.450906                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2135138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2722347                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             39232038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24983216                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116989714                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        180632939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1482962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       251362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        510913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        16950                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4555775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9116574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2261                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                35320543                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26299216                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3202633                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15034371                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12534016                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             83.369075                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1952446                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3793                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2347528                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             524402                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1823126                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       403408                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        93378482                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2713658                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    152404304                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.248058                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.240649                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        97848044     64.20%     64.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15796918     10.37%     74.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8030452      5.27%     79.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11299657      7.41%     87.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4686581      3.08%     90.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2385108      1.56%     91.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1810519      1.19%     93.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1458486      0.96%     94.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9088539      5.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    152404304                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9088539                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45879737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45879737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46530719                       # number of overall hits
system.cpu.dcache.overall_hits::total        46530719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1400874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1400874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1415637                       # number of overall misses
system.cpu.dcache.overall_misses::total       1415637                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32330106475                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32330106475                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32330106475                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32330106475                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47280611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47280611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47946356                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47946356                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23078.525603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23078.525603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22837.850717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22837.850717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98753                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          615                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.463378                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    27.954545                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       653587                       # number of writebacks
system.cpu.dcache.writebacks::total            653587                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       413575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       413575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       413575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       413575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       987299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       987299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       997246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       997246                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22251949977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22251949977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22523113477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22523113477                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22538.207754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22538.207754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22585.313430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22585.313430                       # average overall mshr miss latency
system.cpu.dcache.replacements                 994378                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31007413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31007413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1168617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1168617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22702062000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22702062000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32176030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32176030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19426.434837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19426.434837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       403403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       403403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       765214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       765214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13016813000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13016813000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023782                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17010.683286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17010.683286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14872324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14872324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       232257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       232257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9628044475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9628044475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41454.270377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41454.270377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       222085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       222085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9235136977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9235136977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41583.794390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41583.794390                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       650982                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        650982                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        14763                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14763                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       665745                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       665745                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9947                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9947                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    271163500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    271163500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27260.832412                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27260.832412                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.817324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47530221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            994890                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.774348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.817324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96887602                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96887602                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 83763351                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              31709724                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  45238677                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2601130                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2874415                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12356921                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                508247                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              309635959                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2191291                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    35392944                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22136604                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        253510                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         58292                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89599720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      170608306                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35320543                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15010864                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      73116276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6743496                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        305                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10912                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         85859                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           39                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2438                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  26653385                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1798949                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          166187297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.974962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.183553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                113691449     68.41%     68.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2466679      1.48%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3301513      1.99%     71.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3396718      2.04%     73.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3983293      2.40%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4010366      2.41%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3320220      2.00%     80.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3088995      1.86%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 28928064     17.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            166187297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195538                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.944503                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     22799785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22799785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     22799785                       # number of overall hits
system.cpu.icache.overall_hits::total        22799785                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3853577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3853577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3853577                       # number of overall misses
system.cpu.icache.overall_misses::total       3853577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  55546253927                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  55546253927                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  55546253927                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  55546253927                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26653362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26653362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26653362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26653362                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14414.206315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14414.206315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14414.206315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14414.206315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        37483                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1968                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.046240                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3561135                       # number of writebacks
system.cpu.icache.writebacks::total           3561135                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       289764                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       289764                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       289764                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       289764                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3563813                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3563813                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3563813                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3563813                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  49112279442                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  49112279442                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  49112279442                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  49112279442                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.133710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.133710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.133710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.133710                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13780.823921                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13780.823921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13780.823921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13780.823921                       # average overall mshr miss latency
system.cpu.icache.replacements                3561135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     22799785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22799785                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3853577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3853577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  55546253927                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  55546253927                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26653362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26653362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14414.206315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14414.206315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       289764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       289764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3563813                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3563813                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  49112279442                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  49112279442                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.133710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.133710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13780.823921                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13780.823921                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.602789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26363597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3563812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.397584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.602789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56870536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56870536                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    26671432                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        374024                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2360960                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                14447370                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17861                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               51535                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9880385                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                83714                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3353                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  90316469000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2874415                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 85697278                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                19450578                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10413                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  45593236                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12561377                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              300898327                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                144727                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1223509                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 166845                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10801301                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               4                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           327044132                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   738760193                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                442569114                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5975626                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                114465396                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     227                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 220                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8031570                       # count of insts added to the skid buffer
system.cpu.rob.reads                        425363973                       # The number of ROB reads
system.cpu.rob.writes                       581035327                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3467731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               828904                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4296635                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3467731                       # number of overall hits
system.l2.overall_hits::.cpu.data              828904                       # number of overall hits
system.l2.overall_hits::total                 4296635                       # number of overall hits
system.l2.demand_misses::.cpu.inst              93569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             165986                       # number of demand (read+write) misses
system.l2.demand_misses::total                 259555                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             93569                       # number of overall misses
system.l2.overall_misses::.cpu.data            165986                       # number of overall misses
system.l2.overall_misses::total                259555                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   7048845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12179537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19228382500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   7048845000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12179537500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19228382500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3561300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           994890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4556190                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3561300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          994890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4556190                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.166839                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056968                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.166839                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056968                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75333.123150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73376.896244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74082.111691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75333.123150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73376.896244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74082.111691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127941                       # number of writebacks
system.l2.writebacks::total                    127941                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         93568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        165986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            259554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        93568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       165986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           259554                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6095465750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10486561250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16582027000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6095465750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10486561250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16582027000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.166839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.166839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056967                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65144.769045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63177.383936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63886.617043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65144.769045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63177.383936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63886.617043                       # average overall mshr miss latency
system.l2.replacements                         252656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       653587                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           653587                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       653587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       653587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3559759                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3559759                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3559759                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3559759                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2352                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2358                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2358                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            110338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110338                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109668                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7703358500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7703358500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        220006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.498477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.498477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70242.536565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70242.536565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6582455750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6582455750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.498477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.498477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60021.663110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60021.663110                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3467731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3467731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        93569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            93569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   7048845000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7048845000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3561300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3561300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75333.123150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75333.123150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        93568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6095465750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6095465750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65144.769045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65144.769045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        718566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            718566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4476179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4476179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       774884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        774884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79480.432544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79480.432544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3904105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3904105500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69322.516780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69322.516780                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8168.278972                       # Cycle average of tags in use
system.l2.tags.total_refs                     9111685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    260848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.931013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     197.241411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3693.325066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4277.712495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.450845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.522182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997104                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2674                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  73158272                       # Number of tag accesses
system.l2.tags.data_accesses                 73158272                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     93568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    165503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001061638500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              659106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127941                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259554                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127941                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    483                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  226564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.838558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.407626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.997564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7653     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.708072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.679225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5007     65.40%     65.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.27%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2351     30.71%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.40%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   30912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16611456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8188224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    183.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90316056500                       # Total gap between requests
system.mem_ctrls.avgGap                     233076.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5988352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10592192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8186688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 66304097.871673882008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 117278632.759657606483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90644464.853912755847                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        93568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       165986                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127941                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   3007666500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5013518500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2151542172500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32144.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30204.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16816674.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5988352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10623104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16611456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5988352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5988352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8188224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8188224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        93568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       165986                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         259554                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     66304098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    117620896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        183924994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     66304098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66304098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90661472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90661472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90661472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     66304098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    117620896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       274586466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               259071                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127917                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8560                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3163603750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1295355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8021185000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12211.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30961.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              175364                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73094                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138529                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.786882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.677643                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.564802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73558     53.10%     53.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36884     26.63%     79.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11096      8.01%     87.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5352      3.86%     91.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3182      2.30%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1996      1.44%     95.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1343      0.97%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          966      0.70%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4152      3.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138529                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16580544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8186688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              183.582731                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.644465                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       491867460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261433755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      928071480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     334419300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7129209360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25980100110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12803545440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47928646905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.674499                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33018054250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3015740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54282674750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       497236740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       264283800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      921695460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     333307440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7129209360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26261406510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12566655840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47973795150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.174388                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32399757750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3015740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54900971250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127941                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123412                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109668                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       770467                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       770467                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 770467                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24799680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24799680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24799680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              259560                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           255669250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          324442500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4338696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       781528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3561135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465506                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2358                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220006                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3563813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       774884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10686247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2988874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13675121                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    455835776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105502528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              561338304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          255169                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8349056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4813717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063080                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4794495     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19219      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4813717                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90316469000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8773009499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5346987955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1494269985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
