#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55571ffa44d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55571ffbf750 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x55571ff9d340 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/div-3.hex.txt";
P_0x55571ff9d380 .param/l "REF_OUT" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x55571ff9d3c0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000001111101000>;
v0x555720004530_0 .net "active", 0 0, v0x555720000d90_0;  1 drivers
v0x555720004600_0 .var "clk", 0 0;
v0x5557200046a0_0 .var "clk_enable", 0 0;
v0x5557200047a0_0 .net "data_address", 31 0, v0x555720001130_0;  1 drivers
v0x555720004840_0 .net "data_read", 0 0, v0x555720001200_0;  1 drivers
v0x555720004930_0 .net "data_readdata", 31 0, L_0x555720016840;  1 drivers
v0x555720004a20_0 .net "data_write", 0 0, v0x5557200013a0_0;  1 drivers
v0x555720004b10_0 .net "data_writedata", 31 0, v0x555720001470_0;  1 drivers
v0x555720004c00_0 .net "instr_address", 31 0, L_0x555720016f30;  1 drivers
v0x555720004cc0_0 .net "instr_readdata", 31 0, L_0x555720015930;  1 drivers
v0x555720004dd0_0 .net "register_v0", 31 0, L_0x5557200198d0;  1 drivers
v0x555720004ee0_0 .var "rst", 0 0;
S_0x55571ffc5800 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x55571ffbf750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x55571ffe9560 .functor BUFZ 8, L_0x555720015f30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555720016290 .functor BUFZ 8, L_0x555720016020, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555720016690 .functor BUFZ 8, L_0x555720016420, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555720016c60 .functor BUFZ 8, L_0x555720016a20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55571ffe7c60_0 .net *"_ivl_10", 32 0, L_0x5557200160c0;  1 drivers
L_0x7f5c73652210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571ffe8200_0 .net *"_ivl_13", 0 0, L_0x7f5c73652210;  1 drivers
L_0x7f5c73652258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55571ffe8760_0 .net/2u *"_ivl_14", 32 0, L_0x7f5c73652258;  1 drivers
v0x55571ffe6010_0 .net *"_ivl_16", 32 0, L_0x5557200161f0;  1 drivers
v0x55571ffd06b0_0 .net *"_ivl_19", 7 0, L_0x555720016290;  1 drivers
v0x55571ffc5310_0 .net *"_ivl_2", 7 0, L_0x555720015f30;  1 drivers
v0x55571fff7f70_0 .net *"_ivl_22", 7 0, L_0x555720016420;  1 drivers
v0x55571fff8050_0 .net *"_ivl_24", 32 0, L_0x5557200164c0;  1 drivers
L_0x7f5c736522a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571fff8130_0 .net *"_ivl_27", 0 0, L_0x7f5c736522a0;  1 drivers
L_0x7f5c736522e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55571fff8210_0 .net/2u *"_ivl_28", 32 0, L_0x7f5c736522e8;  1 drivers
v0x55571fff82f0_0 .net *"_ivl_30", 32 0, L_0x5557200165f0;  1 drivers
v0x55571fff83d0_0 .net *"_ivl_33", 7 0, L_0x555720016690;  1 drivers
v0x55571fff84b0_0 .net *"_ivl_37", 7 0, L_0x555720016a20;  1 drivers
v0x55571fff8590_0 .net *"_ivl_39", 32 0, L_0x555720016ac0;  1 drivers
L_0x7f5c73652330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55571fff8670_0 .net *"_ivl_42", 0 0, L_0x7f5c73652330;  1 drivers
L_0x7f5c73652378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55571fff8750_0 .net/2u *"_ivl_43", 32 0, L_0x7f5c73652378;  1 drivers
v0x55571fff8830_0 .net *"_ivl_45", 32 0, L_0x555720016bc0;  1 drivers
v0x55571fff8910_0 .net *"_ivl_48", 7 0, L_0x555720016c60;  1 drivers
v0x55571fff89f0_0 .net *"_ivl_5", 7 0, L_0x55571ffe9560;  1 drivers
v0x55571fff8ad0_0 .net *"_ivl_8", 7 0, L_0x555720016020;  1 drivers
v0x55571fff8bb0_0 .net "address", 31 0, v0x555720001130_0;  alias, 1 drivers
v0x55571fff8c90_0 .net "clk", 0 0, v0x555720004600_0;  1 drivers
v0x55571fff8d50 .array "memory", 0 100, 7 0;
v0x55571fff8e10_0 .net "read", 0 0, v0x555720001200_0;  alias, 1 drivers
v0x55571fff8ed0_0 .net "readdata", 31 0, L_0x555720016840;  alias, 1 drivers
v0x55571fff8fb0_0 .net "write", 0 0, v0x5557200013a0_0;  alias, 1 drivers
v0x55571fff9070_0 .net "writedata", 31 0, v0x555720001470_0;  alias, 1 drivers
E_0x55571ff3da80 .event posedge, v0x55571fff8c90_0;
L_0x555720015f30 .array/port v0x55571fff8d50, v0x555720001130_0;
L_0x555720016020 .array/port v0x55571fff8d50, L_0x5557200161f0;
L_0x5557200160c0 .concat [ 32 1 0 0], v0x555720001130_0, L_0x7f5c73652210;
L_0x5557200161f0 .arith/sum 33, L_0x5557200160c0, L_0x7f5c73652258;
L_0x555720016420 .array/port v0x55571fff8d50, L_0x5557200165f0;
L_0x5557200164c0 .concat [ 32 1 0 0], v0x555720001130_0, L_0x7f5c736522a0;
L_0x5557200165f0 .arith/sum 33, L_0x5557200164c0, L_0x7f5c736522e8;
L_0x555720016840 .concat8 [ 8 8 8 8], L_0x55571ffe9560, L_0x555720016290, L_0x555720016690, L_0x555720016c60;
L_0x555720016a20 .array/port v0x55571fff8d50, L_0x555720016bc0;
L_0x555720016ac0 .concat [ 32 1 0 0], v0x555720001130_0, L_0x7f5c73652330;
L_0x555720016bc0 .arith/sum 33, L_0x555720016ac0, L_0x7f5c73652378;
S_0x55571ffc5bf0 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x55571ffbf750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x55571fed2130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x55571fef5600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x55571ff7dcb0 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000001,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x555720016f30 .functor BUFZ 32, v0x555720001cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557200172a0 .functor BUFZ 32, L_0x555720019e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557200173a0 .functor BUFZ 32, L_0x55572001a4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571ffffc10_0 .net "AluOP", 5 0, L_0x555720017200;  1 drivers
v0x55571ffffcf0_0 .net "Alu_A", 31 0, L_0x5557200172a0;  1 drivers
v0x55571ffffdd0_0 .net "Alu_B", 31 0, L_0x5557200173a0;  1 drivers
v0x55571ffffe90_0 .net "Alu_Immediate", 15 0, L_0x5557200174a0;  1 drivers
v0x55571fffff50_0 .net "Alu_Out", 31 0, v0x55571fff9620_0;  1 drivers
v0x555720000040_0 .net "Alu_Shamt", 4 0, L_0x555720017570;  1 drivers
v0x555720000110_0 .var "Branch", 0 0;
v0x5557200001b0_0 .var "Branch_Addr", 31 0;
v0x555720000290_0 .var "DivFlag", 0 0;
v0x555720000350_0 .var "Div_Reg", 0 0;
v0x555720000410_0 .var "Div_Valid_In", 0 0;
v0x5557200004e0_0 .net "Div_Valid_Out", 0 0, v0x55571ffffa30_0;  1 drivers
v0x5557200005b0_0 .net "HiLoOut", 31 0, L_0x555720017610;  1 drivers
v0x555720000650_0 .var "HiLoSel", 0 0;
v0x555720000710_0 .var "HiLoSrc", 0 0;
v0x5557200007d0_0 .net "HiOut", 31 0, v0x55571fffede0_0;  1 drivers
v0x5557200008c0_0 .var "Jump", 0 0;
v0x555720000a70_0 .net "LoOut", 31 0, v0x55571fffefa0_0;  1 drivers
v0x555720000b60_0 .var "Mem_Reg_Select", 0 0;
v0x555720000c00_0 .net "ZF", 0 0, v0x55571fffa210_0;  1 drivers
L_0x7f5c736523c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555720000cd0_0 .net/2u *"_ivl_0", 31 0, L_0x7f5c736523c0;  1 drivers
v0x555720000d90_0 .var "active", 0 0;
v0x555720000e50_0 .net "carryNext", 0 0, v0x55571fff97a0_0;  1 drivers
v0x555720000f20_0 .var "carryReg", 0 0;
v0x555720000ff0_0 .net "clk", 0 0, v0x555720004600_0;  alias, 1 drivers
v0x555720001090_0 .net "clk_enable", 0 0, v0x5557200046a0_0;  1 drivers
v0x555720001130_0 .var "data_address", 31 0;
v0x555720001200_0 .var "data_read", 0 0;
v0x5557200012d0_0 .net "data_readdata", 31 0, L_0x555720016840;  alias, 1 drivers
v0x5557200013a0_0 .var "data_write", 0 0;
v0x555720001470_0 .var "data_writedata", 31 0;
v0x555720001540_0 .var "delay_slot", 0 0;
v0x5557200015e0_0 .var "instr", 31 0;
v0x555720001890_0 .net "instr_address", 31 0, L_0x555720016f30;  alias, 1 drivers
v0x555720001970_0 .net "instr_readdata", 31 0, L_0x555720015930;  alias, 1 drivers
v0x555720001a50_0 .net "linkNext", 0 0, v0x55571fff9a70_0;  1 drivers
v0x555720001b20_0 .var "lw_shift", 31 0;
v0x555720001be0_0 .net "opcode", 5 0, L_0x555720017080;  1 drivers
v0x555720001cd0_0 .var "pc", 31 0;
v0x555720001d90_0 .net "pc_next", 31 0, L_0x555720016e90;  1 drivers
v0x555720001e70_0 .net "read_data_rs", 31 0, L_0x555720019e80;  1 drivers
v0x555720001f30_0 .net "read_data_rt", 31 0, L_0x55572001a4b0;  1 drivers
v0x555720001ff0_0 .var "read_index_rs", 4 0;
v0x5557200020e0_0 .var "read_index_rt", 4 0;
v0x555720002180_0 .var "reg_write_data", 31 0;
v0x555720002240_0 .var "reg_write_enable", 0 0;
v0x555720002310_0 .net "register_v0", 31 0, L_0x5557200198d0;  alias, 1 drivers
v0x5557200023e0_0 .net "reset", 0 0, v0x555720004ee0_0;  1 drivers
v0x5557200024d0_0 .net "sig_Branch", 0 0, v0x55571fff9f90_0;  1 drivers
v0x555720002570_0 .var "state", 1 0;
v0x555720002610_0 .var "write_index", 4 0;
v0x5557200026e0_0 .var "write_on_next", 0 0;
L_0x555720016e90 .arith/sum 32, v0x555720001cd0_0, L_0x7f5c736523c0;
L_0x555720017080 .part L_0x555720015930, 26, 6;
L_0x555720017200 .part v0x5557200015e0_0, 0, 6;
L_0x5557200174a0 .part v0x5557200015e0_0, 0, 16;
L_0x555720017570 .part v0x5557200015e0_0, 6, 5;
L_0x555720017610 .functor MUXZ 32, v0x55571fffefa0_0, v0x55571fffede0_0, v0x555720000650_0, C4<>;
S_0x55571ffa53d0 .scope module, "ALU" "mips_cpu_ALU" 5 408, 6 1 0, S_0x55571ffc5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 5 "rt_index";
    .port_info 8 /OUTPUT 1 "sig_branch";
    .port_info 9 /OUTPUT 32 "ALU_result";
    .port_info 10 /OUTPUT 1 "carry_out";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "link";
v0x55571fff9520_0 .net "ALU_control", 5 0, L_0x555720017200;  alias, 1 drivers
v0x55571fff9620_0 .var "ALU_result", 31 0;
v0x55571fff9700_0 .net "carry_in", 0 0, v0x555720000f20_0;  1 drivers
v0x55571fff97a0_0 .var "carry_out", 0 0;
v0x55571fff9860_0 .var/i "i", 31 0;
v0x55571fff9990_0 .net "immediate", 15 0, L_0x5557200174a0;  alias, 1 drivers
v0x55571fff9a70_0 .var "link", 0 0;
v0x55571fff9b30_0 .net "opcode", 5 0, L_0x555720017080;  alias, 1 drivers
v0x55571fff9c10_0 .net "rs_content", 31 0, L_0x555720019e80;  alias, 1 drivers
v0x55571fff9cf0_0 .net "rt_content", 31 0, L_0x55572001a4b0;  alias, 1 drivers
v0x55571fff9dd0_0 .net "rt_index", 4 0, v0x5557200020e0_0;  1 drivers
v0x55571fff9eb0_0 .net "shamt", 4 0, L_0x555720017570;  alias, 1 drivers
v0x55571fff9f90_0 .var "sig_branch", 0 0;
v0x55571fffa050_0 .var "signExtend", 31 0;
v0x55571fffa130_0 .var "temp", 31 0;
v0x55571fffa210_0 .var "zero", 0 0;
v0x55571fffa2d0_0 .var "zeroExtend", 31 0;
E_0x55571ff3ca10/0 .event edge, v0x55571fff9b30_0, v0x55571fff9520_0, v0x55571fff9c10_0, v0x55571fff9cf0_0;
E_0x55571ff3ca10/1 .event edge, v0x55571fff9eb0_0, v0x55571fffa130_0, v0x55571fff9990_0, v0x55571fffa050_0;
E_0x55571ff3ca10/2 .event edge, v0x55571fffa2d0_0, v0x55571fff9620_0, v0x55571fff9dd0_0;
E_0x55571ff3ca10 .event/or E_0x55571ff3ca10/0, E_0x55571ff3ca10/1, E_0x55571ff3ca10/2;
S_0x55571ffa5770 .scope module, "Regs" "mips_cpu_regs" 5 409, 7 1 0, S_0x55571ffc5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x55571fffd910_0 .array/port v0x55571fffd910, 0;
L_0x555720017790 .functor BUFZ 32, v0x55571fffd910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_1 .array/port v0x55571fffd910, 1;
L_0x555720017800 .functor BUFZ 32, v0x55571fffd910_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_3 .array/port v0x55571fffd910, 3;
L_0x5557200178e0 .functor BUFZ 32, v0x55571fffd910_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_4 .array/port v0x55571fffd910, 4;
L_0x555720017980 .functor BUFZ 32, v0x55571fffd910_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_5 .array/port v0x55571fffd910, 5;
L_0x555720017a50 .functor BUFZ 32, v0x55571fffd910_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_6 .array/port v0x55571fffd910, 6;
L_0x555720017b60 .functor BUFZ 32, v0x55571fffd910_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_7 .array/port v0x55571fffd910, 7;
L_0x555720017c00 .functor BUFZ 32, v0x55571fffd910_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_8 .array/port v0x55571fffd910, 8;
L_0x555720017d20 .functor BUFZ 32, v0x55571fffd910_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_9 .array/port v0x55571fffd910, 9;
L_0x555720017df0 .functor BUFZ 32, v0x55571fffd910_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_10 .array/port v0x55571fffd910, 10;
L_0x555720017f20 .functor BUFZ 32, v0x55571fffd910_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_11 .array/port v0x55571fffd910, 11;
L_0x555720017ff0 .functor BUFZ 32, v0x55571fffd910_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_12 .array/port v0x55571fffd910, 12;
L_0x555720018130 .functor BUFZ 32, v0x55571fffd910_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_13 .array/port v0x55571fffd910, 13;
L_0x555720018200 .functor BUFZ 32, v0x55571fffd910_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_14 .array/port v0x55571fffd910, 14;
L_0x5557200180c0 .functor BUFZ 32, v0x55571fffd910_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_15 .array/port v0x55571fffd910, 15;
L_0x5557200183b0 .functor BUFZ 32, v0x55571fffd910_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_16 .array/port v0x55571fffd910, 16;
L_0x555720018510 .functor BUFZ 32, v0x55571fffd910_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_17 .array/port v0x55571fffd910, 17;
L_0x5557200185e0 .functor BUFZ 32, v0x55571fffd910_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_18 .array/port v0x55571fffd910, 18;
L_0x555720018750 .functor BUFZ 32, v0x55571fffd910_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_19 .array/port v0x55571fffd910, 19;
L_0x555720018820 .functor BUFZ 32, v0x55571fffd910_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_20 .array/port v0x55571fffd910, 20;
L_0x5557200189a0 .functor BUFZ 32, v0x55571fffd910_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_21 .array/port v0x55571fffd910, 21;
L_0x555720018a70 .functor BUFZ 32, v0x55571fffd910_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_22 .array/port v0x55571fffd910, 22;
L_0x555720018c00 .functor BUFZ 32, v0x55571fffd910_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_23 .array/port v0x55571fffd910, 23;
L_0x555720018cd0 .functor BUFZ 32, v0x55571fffd910_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_24 .array/port v0x55571fffd910, 24;
L_0x555720018e70 .functor BUFZ 32, v0x55571fffd910_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_25 .array/port v0x55571fffd910, 25;
L_0x555720018f40 .functor BUFZ 32, v0x55571fffd910_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_26 .array/port v0x55571fffd910, 26;
L_0x5557200190f0 .functor BUFZ 32, v0x55571fffd910_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_27 .array/port v0x55571fffd910, 27;
L_0x5557200191c0 .functor BUFZ 32, v0x55571fffd910_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_28 .array/port v0x55571fffd910, 28;
L_0x555720019380 .functor BUFZ 32, v0x55571fffd910_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_29 .array/port v0x55571fffd910, 29;
L_0x555720019450 .functor BUFZ 32, v0x55571fffd910_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_30 .array/port v0x55571fffd910, 30;
L_0x555720019620 .functor BUFZ 32, v0x55571fffd910_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_31 .array/port v0x55571fffd910, 31;
L_0x5557200196f0 .functor BUFZ 32, v0x55571fffd910_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55571fffd910_2 .array/port v0x55571fffd910, 2;
L_0x5557200198d0 .functor BUFZ 32, v0x55571fffd910_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5c73652408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571fffa670_0 .net *"_ivl_101", 30 0, L_0x7f5c73652408;  1 drivers
L_0x7f5c73652450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55571fffa750_0 .net/2u *"_ivl_102", 31 0, L_0x7f5c73652450;  1 drivers
v0x55571fffa830_0 .net *"_ivl_104", 0 0, L_0x555720019970;  1 drivers
L_0x7f5c73652498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571fffa8d0_0 .net/2u *"_ivl_106", 31 0, L_0x7f5c73652498;  1 drivers
v0x55571fffa9b0_0 .net *"_ivl_108", 31 0, L_0x555720019bf0;  1 drivers
v0x55571fffaae0_0 .net *"_ivl_110", 6 0, L_0x555720019cc0;  1 drivers
L_0x7f5c736524e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571fffabc0_0 .net *"_ivl_113", 1 0, L_0x7f5c736524e0;  1 drivers
v0x55571fffaca0_0 .net *"_ivl_116", 31 0, L_0x55572001a010;  1 drivers
L_0x7f5c73652528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571fffad80_0 .net *"_ivl_119", 30 0, L_0x7f5c73652528;  1 drivers
L_0x7f5c73652570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55571fffae60_0 .net/2u *"_ivl_120", 31 0, L_0x7f5c73652570;  1 drivers
v0x55571fffaf40_0 .net *"_ivl_122", 0 0, L_0x55572001a140;  1 drivers
L_0x7f5c736525b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55571fffb000_0 .net/2u *"_ivl_124", 31 0, L_0x7f5c736525b8;  1 drivers
v0x55571fffb0e0_0 .net *"_ivl_126", 31 0, L_0x55572001a280;  1 drivers
v0x55571fffb1c0_0 .net *"_ivl_128", 6 0, L_0x55572001a370;  1 drivers
L_0x7f5c73652600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55571fffb2a0_0 .net *"_ivl_131", 1 0, L_0x7f5c73652600;  1 drivers
v0x55571fffb380_0 .net *"_ivl_98", 31 0, L_0x5557200186b0;  1 drivers
v0x55571fffb460_0 .net "clk", 0 0, v0x555720004600_0;  alias, 1 drivers
v0x55571fffb610_0 .var/i "index", 31 0;
v0x55571fffb6d0_0 .net "read_data_rs", 31 0, L_0x555720019e80;  alias, 1 drivers
v0x55571fffb7c0_0 .net "read_data_rt", 31 0, L_0x55572001a4b0;  alias, 1 drivers
v0x55571fffb890_0 .net "read_index_rs", 4 0, v0x555720001ff0_0;  1 drivers
v0x55571fffb950_0 .net "read_index_rt", 4 0, v0x5557200020e0_0;  alias, 1 drivers
v0x55571fffba40_0 .net "reg_0", 31 0, L_0x555720017790;  1 drivers
v0x55571fffbb00_0 .net "reg_1", 31 0, L_0x555720017800;  1 drivers
v0x55571fffbbe0_0 .net "reg_10", 31 0, L_0x555720017f20;  1 drivers
v0x55571fffbcc0_0 .net "reg_11", 31 0, L_0x555720017ff0;  1 drivers
v0x55571fffbda0_0 .net "reg_12", 31 0, L_0x555720018130;  1 drivers
v0x55571fffbe80_0 .net "reg_13", 31 0, L_0x555720018200;  1 drivers
v0x55571fffbf60_0 .net "reg_14", 31 0, L_0x5557200180c0;  1 drivers
v0x55571fffc040_0 .net "reg_15", 31 0, L_0x5557200183b0;  1 drivers
v0x55571fffc120_0 .net "reg_16", 31 0, L_0x555720018510;  1 drivers
v0x55571fffc200_0 .net "reg_17", 31 0, L_0x5557200185e0;  1 drivers
v0x55571fffc2e0_0 .net "reg_18", 31 0, L_0x555720018750;  1 drivers
v0x55571fffc5d0_0 .net "reg_19", 31 0, L_0x555720018820;  1 drivers
v0x55571fffc6b0_0 .net "reg_2", 31 0, v0x55571fffd910_2;  1 drivers
v0x55571fffc790_0 .net "reg_20", 31 0, L_0x5557200189a0;  1 drivers
v0x55571fffc870_0 .net "reg_21", 31 0, L_0x555720018a70;  1 drivers
v0x55571fffc950_0 .net "reg_22", 31 0, L_0x555720018c00;  1 drivers
v0x55571fffca30_0 .net "reg_23", 31 0, L_0x555720018cd0;  1 drivers
v0x55571fffcb10_0 .net "reg_24", 31 0, L_0x555720018e70;  1 drivers
v0x55571fffcbf0_0 .net "reg_25", 31 0, L_0x555720018f40;  1 drivers
v0x55571fffccd0_0 .net "reg_26", 31 0, L_0x5557200190f0;  1 drivers
v0x55571fffcdb0_0 .net "reg_27", 31 0, L_0x5557200191c0;  1 drivers
v0x55571fffce90_0 .net "reg_28", 31 0, L_0x555720019380;  1 drivers
v0x55571fffcf70_0 .net "reg_29", 31 0, L_0x555720019450;  1 drivers
v0x55571fffd050_0 .net "reg_3", 31 0, L_0x5557200178e0;  1 drivers
v0x55571fffd130_0 .net "reg_30", 31 0, L_0x555720019620;  1 drivers
v0x55571fffd210_0 .net "reg_31", 31 0, L_0x5557200196f0;  1 drivers
v0x55571fffd2f0_0 .net "reg_4", 31 0, L_0x555720017980;  1 drivers
v0x55571fffd3d0_0 .net "reg_5", 31 0, L_0x555720017a50;  1 drivers
v0x55571fffd4b0_0 .net "reg_6", 31 0, L_0x555720017b60;  1 drivers
v0x55571fffd590_0 .net "reg_7", 31 0, L_0x555720017c00;  1 drivers
v0x55571fffd670_0 .net "reg_8", 31 0, L_0x555720017d20;  1 drivers
v0x55571fffd750_0 .net "reg_9", 31 0, L_0x555720017df0;  1 drivers
v0x55571fffd830_0 .net "reg_v0", 31 0, L_0x5557200198d0;  alias, 1 drivers
v0x55571fffd910 .array "regs", 0 31, 31 0;
v0x55571fffddd0_0 .net "reset", 0 0, v0x555720004ee0_0;  alias, 1 drivers
v0x55571fffde90_0 .net "write_data", 31 0, v0x555720002180_0;  1 drivers
v0x55571fffdf70_0 .net "write_enable", 0 0, v0x555720002240_0;  1 drivers
v0x55571fffe030_0 .net "write_index", 4 0, v0x555720002610_0;  1 drivers
L_0x5557200186b0 .concat [ 1 31 0 0], v0x555720004ee0_0, L_0x7f5c73652408;
L_0x555720019970 .cmp/eq 32, L_0x5557200186b0, L_0x7f5c73652450;
L_0x555720019bf0 .array/port v0x55571fffd910, L_0x555720019cc0;
L_0x555720019cc0 .concat [ 5 2 0 0], v0x555720001ff0_0, L_0x7f5c736524e0;
L_0x555720019e80 .functor MUXZ 32, L_0x555720019bf0, L_0x7f5c73652498, L_0x555720019970, C4<>;
L_0x55572001a010 .concat [ 1 31 0 0], v0x555720004ee0_0, L_0x7f5c73652528;
L_0x55572001a140 .cmp/eq 32, L_0x55572001a010, L_0x7f5c73652570;
L_0x55572001a280 .array/port v0x55571fffd910, L_0x55572001a370;
L_0x55572001a370 .concat [ 5 2 0 0], v0x5557200020e0_0, L_0x7f5c73652600;
L_0x55572001a4b0 .functor MUXZ 32, L_0x55572001a280, L_0x7f5c736525b8, L_0x55572001a140, C4<>;
S_0x55571fffe2b0 .scope module, "hilo" "mips_cpu_hilo" 5 410, 8 1 0, S_0x55571ffc5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 32 "lo_reg";
    .port_info 8 /OUTPUT 32 "hi_reg";
v0x55571fffe5a0_0 .var "RestoreDivisor", 0 0;
v0x55571fffe660_0 .net "a", 31 0, L_0x555720019e80;  alias, 1 drivers
v0x55571fffe770_0 .net "b", 31 0, L_0x55572001a4b0;  alias, 1 drivers
v0x55571fffe860_0 .net "clk", 0 0, v0x555720004600_0;  alias, 1 drivers
v0x55571fffe950_0 .var "dd", 31 0;
v0x55571fffea80_0 .var/i "divCount", 31 0;
v0x55571fffeb60_0 .var "div_finish", 0 0;
v0x55571fffec20_0 .var "ds", 63 0;
v0x55571fffed00_0 .var "ds_u", 93 0;
v0x55571fffede0_0 .var "hi", 31 0;
v0x55571fffeec0_0 .net "hi_reg", 31 0, v0x55571fffede0_0;  alias, 1 drivers
v0x55571fffefa0_0 .var "lo", 31 0;
v0x55571ffff080_0 .net "lo_reg", 31 0, v0x55571fffefa0_0;  alias, 1 drivers
v0x55571ffff160_0 .var "negDividend", 0 0;
v0x55571ffff220_0 .var "negFlag", 0 0;
v0x55571ffff2e0_0 .net "opcode", 5 0, L_0x555720017200;  alias, 1 drivers
v0x55571ffff3a0_0 .var "prevR", 63 0;
v0x55571ffff570_0 .var "prodreg", 63 0;
v0x55571ffff650_0 .var "q", 31 0;
v0x55571ffff730_0 .var "r", 63 0;
v0x55571ffff810_0 .var "r_u", 93 0;
v0x55571ffff8f0_0 .net "reset", 0 0, v0x555720004ee0_0;  alias, 1 drivers
v0x55571ffff990_0 .net "valid_in", 0 0, v0x555720000410_0;  1 drivers
v0x55571ffffa30_0 .var "valid_out", 0 0;
S_0x555720002900 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 9 1 0, S_0x55571ffbf750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x555720002b10 .param/str "MEM_INIT_FILE" 0 9 6, "test/Assembly/div-3.hex.txt";
L_0x55571ffe2f90 .functor BUFZ 8, L_0x555720015080, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55571ff0c7b0 .functor BUFZ 8, L_0x5557200151c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55571ff3cd10 .functor BUFZ 8, L_0x555720015530, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55571ffe94f0 .functor BUFZ 8, L_0x555720015ac0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f5c73652018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555720002f10_0 .net/2u *"_ivl_0", 31 0, L_0x7f5c73652018;  1 drivers
v0x555720003010_0 .net *"_ivl_12", 7 0, L_0x5557200151c0;  1 drivers
v0x5557200030f0_0 .net *"_ivl_14", 32 0, L_0x555720015260;  1 drivers
L_0x7f5c73652060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557200031b0_0 .net *"_ivl_17", 0 0, L_0x7f5c73652060;  1 drivers
L_0x7f5c736520a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555720003290_0 .net/2u *"_ivl_18", 32 0, L_0x7f5c736520a8;  1 drivers
v0x5557200033c0_0 .net *"_ivl_20", 32 0, L_0x555720015350;  1 drivers
v0x5557200034a0_0 .net *"_ivl_23", 7 0, L_0x55571ff0c7b0;  1 drivers
v0x555720003580_0 .net *"_ivl_26", 7 0, L_0x555720015530;  1 drivers
v0x555720003660_0 .net *"_ivl_28", 32 0, L_0x555720015610;  1 drivers
L_0x7f5c736520f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555720003740_0 .net *"_ivl_31", 0 0, L_0x7f5c736520f0;  1 drivers
L_0x7f5c73652138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555720003820_0 .net/2u *"_ivl_32", 32 0, L_0x7f5c73652138;  1 drivers
v0x555720003900_0 .net *"_ivl_34", 32 0, L_0x555720015700;  1 drivers
v0x5557200039e0_0 .net *"_ivl_37", 7 0, L_0x55571ff3cd10;  1 drivers
v0x555720003ac0_0 .net *"_ivl_41", 7 0, L_0x555720015ac0;  1 drivers
v0x555720003ba0_0 .net *"_ivl_43", 32 0, L_0x555720015bc0;  1 drivers
L_0x7f5c73652180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555720003c80_0 .net *"_ivl_46", 0 0, L_0x7f5c73652180;  1 drivers
L_0x7f5c736521c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555720003d60_0 .net/2u *"_ivl_47", 32 0, L_0x7f5c736521c8;  1 drivers
v0x555720003e40_0 .net *"_ivl_49", 32 0, L_0x555720015c60;  1 drivers
v0x555720003f20_0 .net *"_ivl_52", 7 0, L_0x55571ffe94f0;  1 drivers
v0x555720004000_0 .net *"_ivl_6", 7 0, L_0x555720015080;  1 drivers
v0x5557200040e0_0 .net *"_ivl_9", 7 0, L_0x55571ffe2f90;  1 drivers
v0x5557200041c0_0 .net "address", 31 0, L_0x555720014f90;  1 drivers
v0x5557200042a0 .array "memory", 0 400, 7 0;
v0x555720004360_0 .net "read_address", 31 0, L_0x555720016f30;  alias, 1 drivers
v0x555720004420_0 .net "readdata", 31 0, L_0x555720015930;  alias, 1 drivers
L_0x555720014f90 .arith/sub 32, L_0x555720016f30, L_0x7f5c73652018;
L_0x555720015080 .array/port v0x5557200042a0, L_0x555720014f90;
L_0x5557200151c0 .array/port v0x5557200042a0, L_0x555720015350;
L_0x555720015260 .concat [ 32 1 0 0], L_0x555720014f90, L_0x7f5c73652060;
L_0x555720015350 .arith/sum 33, L_0x555720015260, L_0x7f5c736520a8;
L_0x555720015530 .array/port v0x5557200042a0, L_0x555720015700;
L_0x555720015610 .concat [ 32 1 0 0], L_0x555720014f90, L_0x7f5c736520f0;
L_0x555720015700 .arith/sum 33, L_0x555720015610, L_0x7f5c73652138;
L_0x555720015930 .concat8 [ 8 8 8 8], L_0x55571ffe2f90, L_0x55571ff0c7b0, L_0x55571ff3cd10, L_0x55571ffe94f0;
L_0x555720015ac0 .array/port v0x5557200042a0, L_0x555720015c60;
L_0x555720015bc0 .concat [ 32 1 0 0], L_0x555720014f90, L_0x7f5c73652180;
L_0x555720015c60 .arith/sum 33, L_0x555720015bc0, L_0x7f5c736521c8;
S_0x555720002c10 .scope begin, "$unm_blk_9" "$unm_blk_9" 9 13, 9 13 0, S_0x555720002900;
 .timescale 0 0;
v0x555720002e10_0 .var/i "i", 31 0;
    .scope S_0x555720002900;
T_0 ;
    %fork t_1, S_0x555720002c10;
    %jmp t_0;
    .scope S_0x555720002c10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555720002e10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555720002e10_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555720002e10_0;
    %store/vec4a v0x5557200042a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555720002e10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555720002e10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 19 "$readmemh", P_0x555720002b10, v0x5557200042a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x555720002900;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55571ffc5800;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x55571ffc5800;
T_2 ;
    %wait E_0x55571ff3da80;
    %load/vec4 v0x55571fff8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55571fff9070_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55571fff8bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571fff8d50, 0, 4;
    %load/vec4 v0x55571fff9070_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55571fff8bb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571fff8d50, 0, 4;
    %load/vec4 v0x55571fff9070_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55571fff8bb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571fff8d50, 0, 4;
    %load/vec4 v0x55571fff9070_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55571fff8bb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571fff8d50, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55571ffa53d0;
T_3 ;
    %wait E_0x55571ff3ca10;
    %load/vec4 v0x55571fff9b30_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55571fff9520_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %add;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %sub;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %and;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %or;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %xor;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x55571fff9cf0_0;
    %store/vec4 v0x55571fffa130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9860_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x55571fff9860_0;
    %load/vec4 v0x55571fff9eb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x55571fffa130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55571fffa130_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571fffa130_0, 0, 32;
    %load/vec4 v0x55571fff9860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571fff9860_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x55571fffa130_0;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x55571fff9cf0_0;
    %store/vec4 v0x55571fffa130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9860_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x55571fff9860_0;
    %load/vec4 v0x55571fff9c10_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x55571fffa130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55571fffa130_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571fffa130_0, 0, 32;
    %load/vec4 v0x55571fff9860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571fff9860_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %load/vec4 v0x55571fffa130_0;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x55571fff9cf0_0;
    %ix/getv 4, v0x55571fff9eb0_0;
    %shiftr 4;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x55571fff9cf0_0;
    %load/vec4 v0x55571fff9c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x55571fff9cf0_0;
    %ix/getv 4, v0x55571fff9eb0_0;
    %shiftl 4;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x55571fff9cf0_0;
    %load/vec4 v0x55571fff9c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
T_3.21 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
T_3.23 ;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55571fff9990_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55571fff9990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571fffa050_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55571fff9990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55571fffa2d0_0, 0, 32;
    %load/vec4 v0x55571fff9b30_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.24 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fffa050_0;
    %add;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.36;
T_3.25 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fffa2d0_0;
    %and;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.36;
T_3.26 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %sub;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %load/vec4 v0x55571fff9620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
T_3.38 ;
    %jmp T_3.36;
T_3.27 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fff9cf0_0;
    %sub;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %load/vec4 v0x55571fff9620_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
T_3.40 ;
    %jmp T_3.36;
T_3.28 ;
    %load/vec4 v0x55571fff9dd0_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
    %load/vec4 v0x55571fff9c10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.43, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %jmp T_3.44;
T_3.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
T_3.44 ;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x55571fff9dd0_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.45, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
    %load/vec4 v0x55571fff9c10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.47, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %jmp T_3.48;
T_3.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
T_3.48 ;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x55571fff9dd0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_3.49, 4;
    %load/vec4 v0x55571fff9c10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.51, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
    %jmp T_3.52;
T_3.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
T_3.52 ;
    %jmp T_3.50;
T_3.49 ;
    %load/vec4 v0x55571fff9dd0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_3.53, 4;
    %load/vec4 v0x55571fff9c10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
    %jmp T_3.56;
T_3.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
T_3.56 ;
T_3.53 ;
T_3.50 ;
T_3.46 ;
T_3.42 ;
    %jmp T_3.36;
T_3.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
    %load/vec4 v0x55571fff9c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
T_3.58 ;
    %jmp T_3.36;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9a70_0, 0, 1;
    %load/vec4 v0x55571fff9c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55571fff9f90_0, 0, 1;
T_3.60 ;
    %jmp T_3.36;
T_3.31 ;
    %load/vec4 v0x55571fff9990_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.36;
T_3.32 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fffa2d0_0;
    %or;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.36;
T_3.33 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fffa2d0_0;
    %xor;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.36;
T_3.34 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fffa050_0;
    %cmp/s;
    %jmp/0xz  T_3.61, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.62;
T_3.61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
T_3.62 ;
    %jmp T_3.36;
T_3.35 ;
    %load/vec4 v0x55571fff9c10_0;
    %load/vec4 v0x55571fffa050_0;
    %cmp/u;
    %jmp/0xz  T_3.63, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fff9620_0, 0, 32;
T_3.64 ;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55571ffa53d0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x55571ffa5770;
T_5 ;
    %wait E_0x55571ff3da80;
    %load/vec4 v0x55571fffddd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55571fffb610_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55571fffb610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55571fffb610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571fffd910, 0, 4;
    %load/vec4 v0x55571fffb610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55571fffb610_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55571fffdf70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55571fffe030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55571fffde90_0;
    %load/vec4 v0x55571fffe030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55571fffd910, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55571fffe2b0;
T_6 ;
    %wait E_0x55571ff3da80;
    %load/vec4 v0x55571ffff2e0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x55571fffe660_0;
    %assign/vec4 v0x55571fffede0_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x55571fffe660_0;
    %assign/vec4 v0x55571fffefa0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %load/vec4 v0x55571fffe770_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x55571ffff570_0, 0;
    %load/vec4 v0x55571ffff570_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55571fffede0_0, 0;
    %load/vec4 v0x55571ffff570_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55571fffefa0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x55571fffe660_0;
    %pad/s 64;
    %load/vec4 v0x55571fffe770_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x55571ffff570_0, 0;
    %load/vec4 v0x55571ffff570_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55571fffede0_0, 0;
    %load/vec4 v0x55571ffff570_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55571fffefa0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x55571ffff990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x55571fffe660_0;
    %assign/vec4 v0x55571fffe950_0, 0;
    %load/vec4 v0x55571fffe770_0;
    %pad/u 94;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571fffed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571fffe5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571ffff650_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x55571fffea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 94;
    %assign/vec4 v0x55571ffff810_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %assign/vec4 v0x55571ffff3a0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55571fffea80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 0, 0, 94;
    %load/vec4 v0x55571ffff810_0;
    %load/vec4 v0x55571fffed00_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55571fffea80_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x55571ffff650_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55571ffff650_0, 0;
    %load/vec4 v0x55571ffff810_0;
    %load/vec4 v0x55571fffed00_0;
    %sub;
    %assign/vec4 v0x55571ffff810_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x55571ffff650_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55571ffff650_0, 0;
T_6.12 ;
    %load/vec4 v0x55571fffed00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55571fffed00_0, 0;
    %load/vec4 v0x55571fffea80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571fffeb60_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
T_6.14 ;
    %load/vec4 v0x55571fffea80_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55571fffea80_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x55571fffeb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x55571ffff650_0;
    %assign/vec4 v0x55571fffefa0_0, 0;
    %load/vec4 v0x55571ffff810_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55571fffede0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
T_6.15 ;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x55571ffff990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x55571fffe660_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55571fffe770_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x55571fffe660_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571fffe950_0, 0;
    %load/vec4 v0x55571fffe770_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571fffec20_0, 0;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %and;
    %assign/vec4 v0x55571ffff730_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55571ffff3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffff220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffff160_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x55571fffe660_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x55571fffe660_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571fffe950_0, 0;
    %load/vec4 v0x55571fffe770_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571fffec20_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55571ffff730_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55571ffff3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffff220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffff160_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x55571fffe770_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffff220_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %assign/vec4 v0x55571fffe950_0, 0;
    %load/vec4 v0x55571fffe770_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571fffec20_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %assign/vec4 v0x55571ffff730_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %assign/vec4 v0x55571ffff3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffff160_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffff220_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %assign/vec4 v0x55571fffe950_0, 0;
    %load/vec4 v0x55571fffe770_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55571fffec20_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %assign/vec4 v0x55571ffff730_0, 0;
    %load/vec4 v0x55571fffe660_0;
    %pad/u 64;
    %assign/vec4 v0x55571ffff3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffff160_0, 0;
T_6.24 ;
T_6.22 ;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571fffe5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571fffeb60_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x55571fffea80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55571ffff650_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x55571fffea80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55571ffff730_0;
    %load/vec4 v0x55571fffec20_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55571fffea80_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x55571ffff650_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55571ffff650_0, 0;
    %load/vec4 v0x55571ffff730_0;
    %load/vec4 v0x55571fffec20_0;
    %sub;
    %assign/vec4 v0x55571ffff730_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x55571ffff650_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55571ffff650_0, 0;
T_6.28 ;
    %load/vec4 v0x55571fffec20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55571fffec20_0, 0;
    %load/vec4 v0x55571fffea80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571fffeb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
T_6.30 ;
    %load/vec4 v0x55571fffea80_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55571fffea80_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x55571fffeb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v0x55571ffff160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x55571fffe660_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55571ffff730_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v0x55571ffff730_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55571fffede0_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x55571ffff730_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571fffede0_0, 0;
T_6.36 ;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x55571ffff730_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55571fffede0_0, 0;
T_6.34 ;
    %load/vec4 v0x55571ffff220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %load/vec4 v0x55571ffff650_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55571fffefa0_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0x55571ffff650_0;
    %assign/vec4 v0x55571fffefa0_0, 0;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55571ffffa30_0, 0;
T_6.31 ;
T_6.26 ;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55571ffc5bf0;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555720002570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555720000d90_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55571ffc5bf0;
T_8 ;
    %wait E_0x55571ff3da80;
    %load/vec4 v0x5557200023e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555720001cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000d90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555720002570_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555720001090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555720002570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x555720001970_0;
    %assign/vec4 v0x5557200015e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200008c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720002240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000350_0, 0;
    %load/vec4 v0x555720001970_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x555720001ff0_0, 0;
    %load/vec4 v0x555720001970_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x5557200020e0_0, 0;
    %load/vec4 v0x555720001970_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x555720001970_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x555720002610_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x555720001970_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x555720002610_0, 0;
T_8.9 ;
    %load/vec4 v0x555720001cd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000d90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555720002570_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555720002570_0, 0;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x555720001be0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.12 ;
    %load/vec4 v0x555720001d90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5557200001b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200008c0_0, 0;
    %jmp T_8.34;
T_8.13 ;
    %load/vec4 v0x55571ffffc10_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %jmp T_8.53;
T_8.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.53;
T_8.45 ;
    %load/vec4 v0x555720001e70_0;
    %assign/vec4 v0x5557200001b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200008c0_0, 0;
    %jmp T_8.53;
T_8.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %load/vec4 v0x555720001d90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555720002180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200008c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x555720001e70_0;
    %assign/vec4 v0x5557200001b0_0, 0;
    %jmp T_8.53;
T_8.47 ;
    %jmp T_8.53;
T_8.48 ;
    %jmp T_8.53;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000710_0, 0;
    %jmp T_8.53;
T_8.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000710_0, 0;
    %jmp T_8.53;
T_8.51 ;
    %load/vec4 v0x555720000350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000290_0, 0;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v0x555720000290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000410_0, 0;
    %jmp T_8.57;
T_8.56 ;
    %load/vec4 v0x555720000410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000410_0, 0;
T_8.58 ;
    %load/vec4 v0x5557200004e0_0;
    %assign/vec4 v0x555720000350_0, 0;
T_8.57 ;
T_8.55 ;
    %jmp T_8.53;
T_8.52 ;
    %load/vec4 v0x555720000350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000290_0, 0;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x555720000290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000410_0, 0;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x555720000410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000410_0, 0;
T_8.64 ;
    %load/vec4 v0x5557200004e0_0;
    %assign/vec4 v0x555720000350_0, 0;
T_8.63 ;
T_8.61 ;
    %jmp T_8.53;
T_8.53 ;
    %pop/vec4 1;
    %jmp T_8.34;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555720002610_0, 0;
    %load/vec4 v0x555720001d90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555720002180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200008c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x555720001d90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5557200001b0_0, 0;
    %jmp T_8.34;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.34;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.34;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.34;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.34;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.34;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.34;
T_8.21 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.22 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.23 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.24 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.25 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.26 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x555720001b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.27 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x555720001130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x555720001b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %jmp T_8.34;
T_8.28 ;
    %load/vec4 v0x555720001e70_0;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200015e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x555720001130_0, 0;
    %load/vec4 v0x555720001f30_0;
    %assign/vec4 v0x555720001470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200013a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720001200_0, 0;
    %jmp T_8.34;
T_8.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x5557200024d0_0;
    %assign/vec4 v0x555720000110_0, 0;
    %jmp T_8.34;
T_8.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x5557200024d0_0;
    %assign/vec4 v0x555720000110_0, 0;
    %jmp T_8.34;
T_8.31 ;
    %load/vec4 v0x5557200024d0_0;
    %assign/vec4 v0x555720000110_0, 0;
    %load/vec4 v0x555720001a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555720002610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x555720001d90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555720002180_0, 0;
T_8.66 ;
    %jmp T_8.34;
T_8.32 ;
    %load/vec4 v0x5557200024d0_0;
    %assign/vec4 v0x555720000110_0, 0;
    %load/vec4 v0x555720001a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555720002610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x555720001d90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555720002180_0, 0;
T_8.68 ;
    %jmp T_8.34;
T_8.33 ;
    %load/vec4 v0x5557200024d0_0;
    %assign/vec4 v0x555720000110_0, 0;
    %load/vec4 v0x555720001a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720000b60_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555720002610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %load/vec4 v0x555720001d90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555720002180_0, 0;
T_8.70 ;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %load/vec4 v0x555720000290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555720002570_0, 0;
T_8.72 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x555720000290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.74, 8;
    %load/vec4 v0x555720000e50_0;
    %assign/vec4 v0x555720000f20_0, 0;
    %load/vec4 v0x555720000b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %load/vec4 v0x555720001be0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.78, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.79, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.80, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.81, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.82, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.83, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.84, 6;
    %jmp T_8.85;
T_8.78 ;
    %load/vec4 v0x5557200012d0_0;
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.79 ;
    %load/vec4 v0x5557200012d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5557200012d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.80 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5557200012d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.81 ;
    %load/vec4 v0x5557200012d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5557200012d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.82 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5557200012d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.83 ;
    %load/vec4 v0x555720001f30_0;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x555720001b20_0;
    %addi 1, 0, 32;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %and;
    %load/vec4 v0x5557200012d0_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555720001b20_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.84 ;
    %load/vec4 v0x555720001f30_0;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x555720001b20_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %load/vec4 v0x5557200012d0_0;
    %load/vec4 v0x555720001b20_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %add;
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.85;
T_8.85 ;
    %pop/vec4 1;
    %jmp T_8.77;
T_8.76 ;
    %load/vec4 v0x555720000710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.86, 8;
    %load/vec4 v0x5557200005b0_0;
    %assign/vec4 v0x555720002180_0, 0;
    %jmp T_8.87;
T_8.86 ;
    %load/vec4 v0x555720000110_0;
    %nor/r;
    %load/vec4 v0x5557200008c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.88, 8;
    %load/vec4 v0x55571fffff50_0;
    %assign/vec4 v0x555720002180_0, 0;
T_8.88 ;
T_8.87 ;
T_8.77 ;
    %load/vec4 v0x5557200026e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.90, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720002240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200026e0_0, 0;
    %jmp T_8.91;
T_8.90 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720002240_0, 0;
T_8.91 ;
    %load/vec4 v0x555720001540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.92, 8;
    %load/vec4 v0x5557200001b0_0;
    %assign/vec4 v0x555720001cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557200008c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720000110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720001540_0, 0;
    %jmp T_8.93;
T_8.92 ;
    %load/vec4 v0x555720000110_0;
    %load/vec4 v0x5557200008c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.94, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720001540_0, 0;
    %load/vec4 v0x555720001d90_0;
    %assign/vec4 v0x555720001cd0_0, 0;
    %jmp T_8.95;
T_8.94 ;
    %load/vec4 v0x555720001d90_0;
    %assign/vec4 v0x555720001cd0_0, 0;
T_8.95 ;
T_8.93 ;
    %load/vec4 v0x555720000110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.96, 8;
    %load/vec4 v0x555720001d90_0;
    %load/vec4 v0x55571ffffe90_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55571ffffe90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x5557200001b0_0, 0;
T_8.96 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555720002570_0, 0;
    %jmp T_8.75;
T_8.74 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555720002570_0, 0;
T_8.75 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55571ffbf750;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555720004600_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x555720004600_0;
    %nor/r;
    %store/vec4 v0x555720004600_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x555720004600_0;
    %nor/r;
    %store/vec4 v0x555720004600_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x55571ff9d3c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55571ffbf750;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720004ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557200046a0_0, 0;
    %wait E_0x55571ff3da80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555720004ee0_0, 0;
    %wait E_0x55571ff3da80;
    %delay 100, 0;
    %load/vec4 v0x555720004840_0;
    %load/vec4 v0x555720004a20_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 45 "$error" {0 0 0};
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555720004ee0_0, 0;
    %wait E_0x55571ff3da80;
    %load/vec4 v0x555720004530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 50 "$display", "CPU signal active != 1 after reset" {0 0 0};
T_10.3 ;
T_10.4 ;
    %load/vec4 v0x555720004530_0;
    %flag_set/vec4 8;
    %jmp/0xz T_10.5, 8;
    %wait E_0x55571ff3da80;
    %load/vec4 v0x555720004840_0;
    %load/vec4 v0x555720004a20_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 55 "$error" {0 0 0};
T_10.7 ;
    %load/vec4 v0x555720004a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x555720004c00_0;
    %load/vec4 v0x5557200047a0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 57 "$error" {0 0 0};
T_10.11 ;
T_10.8 ;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x555720004dd0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 3 66 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %d, %d", v0x555720004dd0_0, P_0x55571ff9d380 {0 0 0};
T_10.12 ;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "test/mips_cpu_dMemory.v";
    "rtl//mips_cpu_harvard.v";
    "rtl//mips_cpu/mips_cpu_ALU.v";
    "rtl//mips_cpu/mips_cpu_regs.v";
    "rtl//mips_cpu/mips_cpu_hilo.v";
    "test/mips_cpu_iMemory.v";
