$date
	Sun Mar 11 22:54:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FIFO_TB $end
$scope module uut $end
$var wire 3 ! datin [2:0] $end
$var wire 1 " rclk $end
$var wire 1 # rd $end
$var wire 1 $ rst $end
$var wire 1 % wclk $end
$var wire 1 & wr $end
$var reg 3 ' cont [2:0] $end
$var reg 3 ( contr [2:0] $end
$var reg 3 ) contw [2:0] $end
$var reg 1 * dato $end
$var reg 3 + datout [2:0] $end
$var reg 1 , empy $end
$var reg 1 - full $end
$var reg 1 . orwr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
0,
bx +
1*
b1 )
b0 (
b1 '
1&
1%
x$
x#
0"
b10 !
$end
#2
0.
0%
#4
b10 '
b10 )
1.
1%
b110 !
#6
0.
0%
#8
b11 '
b11 )
1.
1%
b100 !
#10
0.
0%
#12
b100 '
b100 )
1.
1%
b1 !
#14
0.
0%
#16
1-
0*
b101 '
b101 )
1.
1%
b111 !
#18
1-
0*
0.
0%
#20
1-
0*
1.
1%
b100 !
#22
1-
0*
0.
0&
0%
#24
b100 '
b1 (
b10 +
0-
1*
1.
1"
1#
#26
0.
0"
#28
b11 '
b10 (
b110 +
1.
1"
#30
0.
0"
#32
b10 '
b11 (
b100 +
1.
1"
#34
0.
0"
#36
b11 '
b0 )
1.
1%
b1 !
1&
0#
#38
0.
0%
#40
b100 '
b1 )
1.
1%
b101 !
#42
0.
0%
#44
1-
0*
b101 '
b10 )
1.
1%
b110 !
#46
1-
0*
0.
0&
0%
#48
b100 '
b100 (
b1 +
0-
1*
1.
1"
1#
#50
0.
0"
#52
b11 '
b101 (
b111 +
1.
1"
#54
0.
0"
#56
b10 '
b0 (
bx +
1.
1"
#58
0.
0"
#60
b1 '
b1 (
b101 +
1.
1"
#62
0.
0"
#64
0*
1,
b0 '
b10 (
b110 +
1.
1"
#66
0.
0"
#68
0#
#20000
