<stg><name>conv_acc3t</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7 %out_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8 %out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9 %out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10 %out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:11 %w_0_0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:12 %w_0_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:13 %w_0_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:14 %w_0_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:15 %w_0_1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:16 %w_0_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:17 %w_0_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:18 %w_0_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:19 %w_0_2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:20 %w_0_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:21 %w_0_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:22 %w_0_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:23 %w_0_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:24 %w_0_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:25 %w_0_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:26 %w_0_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_0_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:27 %call_ln178 = call void @process, i32 %In_ddr, i32 %W_ddr, i32 %w_0_0_0, i32 %w_0_0_1, i32 %w_0_0_2, i32 %w_0_0_3, i32 %w_0_1_0, i32 %w_0_1_1, i32 %w_0_1_2, i32 %w_0_1_3, i32 %w_0_2_0, i32 %w_0_2_1, i32 %w_0_2_2, i32 %w_0_2_3, i32 %w_0_3_0, i32 %w_0_3_1, i32 %w_0_3_2, i32 %w_0_3_3

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %Out_ddr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %In_ddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_ddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_7, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_ddr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:27 %call_ln178 = call void @process, i32 %In_ddr, i32 %W_ddr, i32 %w_0_0_0, i32 %w_0_0_1, i32 %w_0_0_2, i32 %w_0_0_3, i32 %w_0_1_0, i32 %w_0_1_1, i32 %w_0_1_2, i32 %w_0_1_3, i32 %w_0_2_0, i32 %w_0_2_1, i32 %w_0_2_2, i32 %w_0_2_3, i32 %w_0_3_0, i32 %w_0_3_1, i32 %w_0_3_2, i32 %w_0_3_3

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:29 %br_ln75 = br void

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten33 = phi i10 0, void, i10 %add_ln75_1, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %L_ro = phi i4 0, void, i4 %select_ln75_1, void %.split4

]]></Node>
<StgValue><ssdm name="L_ro"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i7 0, void, i7 %select_ln77_3, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3 %L_co = phi i4 0, void, i4 %select_ln77_2, void %.split4

]]></Node>
<StgValue><ssdm name="L_co"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %L_cho = phi i3 0, void, i3 %add_ln79, void %.split4

]]></Node>
<StgValue><ssdm name="L_cho"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln75_1 = add i10 %indvar_flatten33, i10 1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %L_ro, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:7 %tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %L_ro, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
:8 %zext_ln81 = zext i5 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %sub_ln81 = sub i8 %tmp_1, i8 %zext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
:10 %zext_ln81_1 = zext i4 %L_co

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %add_ln81 = add i8 %sub_ln81, i8 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13 %icmp_ln75 = icmp_eq  i10 %indvar_flatten33, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln75 = br i1 %icmp_ln75, void %.split4, void %_Z11offload_outPfPA14_A14_fb.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:0 %add_ln75 = add i4 %L_ro, i4 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:3 %icmp_ln77 = icmp_eq  i7 %indvar_flatten, i7 56

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:4 %select_ln75 = select i1 %icmp_ln77, i4 0, i4 %L_co

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:5 %tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln75, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split4:6 %tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln75, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
.split4:7 %zext_ln81_2 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:8 %sub_ln81_1 = sub i8 %tmp_3, i8 %zext_ln81_2

]]></Node>
<StgValue><ssdm name="sub_ln81_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:9 %select_ln75_1 = select i1 %icmp_ln77, i4 %add_ln75, i4 %L_ro

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:10 %p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln75_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split4:11 %tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln75_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
.split4:12 %zext_ln81_3 = zext i5 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln81_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:13 %sub_ln81_2 = sub i8 %p_shl_cast, i8 %zext_ln81_3

]]></Node>
<StgValue><ssdm name="sub_ln81_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split4:14 %select_ln75_2 = select i1 %icmp_ln77, i8 %sub_ln81_1, i8 %add_ln81

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:16 %xor_ln75 = xor i1 %icmp_ln77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:17 %icmp_ln79 = icmp_eq  i3 %L_cho, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:18 %and_ln75 = and i1 %icmp_ln79, i1 %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln75"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:19 %add_ln77 = add i4 %select_ln75, i4 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:21 %or_ln77 = or i1 %and_ln75, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split4:22 %select_ln77 = select i1 %or_ln77, i3 0, i3 %L_cho

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
.split4:23 %zext_ln81_4 = zext i4 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln81_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:24 %add_ln81_1 = add i8 %sub_ln81_2, i8 %zext_ln81_4

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split4:25 %select_ln77_1 = select i1 %and_ln75, i8 %add_ln81_1, i8 %select_ln75_2

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
.split4:26 %zext_ln81_5 = zext i8 %select_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln81_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln81_5

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.split4:28 %out_0_load = load i8 %out_0_addr

]]></Node>
<StgValue><ssdm name="out_0_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln81_5

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.split4:30 %out_1_load = load i8 %out_1_addr

]]></Node>
<StgValue><ssdm name="out_1_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln81_5

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
.split4:32 %out_2_load = load i8 %out_2_addr

]]></Node>
<StgValue><ssdm name="out_2_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln81_5

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
.split4:34 %out_3_load = load i8 %out_3_addr

]]></Node>
<StgValue><ssdm name="out_3_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:36 %select_ln77_2 = select i1 %and_ln75, i4 %add_ln77, i4 %select_ln75

]]></Node>
<StgValue><ssdm name="select_ln77_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="3">
<![CDATA[
.split4:38 %trunc_ln81 = trunc i3 %select_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4:42 %add_ln79 = add i3 %select_ln77, i3 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:43 %add_ln77_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split4:44 %select_ln77_3 = select i1 %icmp_ln77, i7 1, i7 %add_ln77_1

]]></Node>
<StgValue><ssdm name="select_ln77_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.split4:28 %out_0_load = load i8 %out_0_addr

]]></Node>
<StgValue><ssdm name="out_0_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.split4:30 %out_1_load = load i8 %out_1_addr

]]></Node>
<StgValue><ssdm name="out_1_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
.split4:32 %out_2_load = load i8 %out_2_addr

]]></Node>
<StgValue><ssdm name="out_2_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
.split4:34 %out_3_load = load i8 %out_3_addr

]]></Node>
<StgValue><ssdm name="out_3_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split4:39 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %out_0_load, i32 %out_1_load, i32 %out_2_load, i32 %out_3_load, i2 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:2 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_79_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:37 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.split4:40 %bitcast_ln81 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split4:41 %write_ln81 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %Out_ddr, i32 %bitcast_ln81, i4 15

]]></Node>
<StgValue><ssdm name="write_ln81"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split4:45 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_Z11offload_outPfPA14_A14_fb.exit:0 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_Z11offload_outPfPA14_A14_fb.exit:0 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_Z11offload_outPfPA14_A14_fb.exit:0 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_Z11offload_outPfPA14_A14_fb.exit:0 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_Z11offload_outPfPA14_A14_fb.exit:0 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
_Z11offload_outPfPA14_A14_fb.exit:1 %ret_ln184 = ret

]]></Node>
<StgValue><ssdm name="ret_ln184"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="129" name="In_ddr" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="In_ddr"/></StgValue>
</port>
<port id="130" name="W_ddr" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="W_ddr"/></StgValue>
</port>
<port id="131" name="Out_ddr" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="Out_ddr"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="133" from="StgValue_132" to="out_0" fromId="132" toId="11">
</dataflow>
<dataflow id="134" from="StgValue_132" to="out_1" fromId="132" toId="12">
</dataflow>
<dataflow id="135" from="StgValue_132" to="out_2" fromId="132" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_132" to="out_3" fromId="132" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_132" to="w_0_0_0" fromId="132" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_132" to="w_0_0_1" fromId="132" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_132" to="w_0_0_2" fromId="132" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_132" to="w_0_0_3" fromId="132" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_132" to="w_0_1_0" fromId="132" toId="19">
</dataflow>
<dataflow id="142" from="StgValue_132" to="w_0_1_1" fromId="132" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_132" to="w_0_1_2" fromId="132" toId="21">
</dataflow>
<dataflow id="144" from="StgValue_132" to="w_0_1_3" fromId="132" toId="22">
</dataflow>
<dataflow id="145" from="StgValue_132" to="w_0_2_0" fromId="132" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_132" to="w_0_2_1" fromId="132" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_132" to="w_0_2_2" fromId="132" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_132" to="w_0_2_3" fromId="132" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_132" to="w_0_3_0" fromId="132" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_132" to="w_0_3_1" fromId="132" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_132" to="w_0_3_2" fromId="132" toId="29">
</dataflow>
<dataflow id="152" from="StgValue_132" to="w_0_3_3" fromId="132" toId="30">
</dataflow>
<dataflow id="154" from="process" to="call_ln178" fromId="153" toId="31">
</dataflow>
<dataflow id="155" from="In_ddr" to="call_ln178" fromId="129" toId="31">
</dataflow>
<dataflow id="156" from="W_ddr" to="call_ln178" fromId="130" toId="31">
</dataflow>
<dataflow id="157" from="w_0_0_0" to="call_ln178" fromId="15" toId="31">
</dataflow>
<dataflow id="158" from="w_0_0_1" to="call_ln178" fromId="16" toId="31">
</dataflow>
<dataflow id="159" from="w_0_0_2" to="call_ln178" fromId="17" toId="31">
</dataflow>
<dataflow id="160" from="w_0_0_3" to="call_ln178" fromId="18" toId="31">
</dataflow>
<dataflow id="161" from="w_0_1_0" to="call_ln178" fromId="19" toId="31">
</dataflow>
<dataflow id="162" from="w_0_1_1" to="call_ln178" fromId="20" toId="31">
</dataflow>
<dataflow id="163" from="w_0_1_2" to="call_ln178" fromId="21" toId="31">
</dataflow>
<dataflow id="164" from="w_0_1_3" to="call_ln178" fromId="22" toId="31">
</dataflow>
<dataflow id="165" from="w_0_2_0" to="call_ln178" fromId="23" toId="31">
</dataflow>
<dataflow id="166" from="w_0_2_1" to="call_ln178" fromId="24" toId="31">
</dataflow>
<dataflow id="167" from="w_0_2_2" to="call_ln178" fromId="25" toId="31">
</dataflow>
<dataflow id="168" from="w_0_2_3" to="call_ln178" fromId="26" toId="31">
</dataflow>
<dataflow id="169" from="w_0_3_0" to="call_ln178" fromId="27" toId="31">
</dataflow>
<dataflow id="170" from="w_0_3_1" to="call_ln178" fromId="28" toId="31">
</dataflow>
<dataflow id="171" from="w_0_3_2" to="call_ln178" fromId="29" toId="31">
</dataflow>
<dataflow id="172" from="w_0_3_3" to="call_ln178" fromId="30" toId="31">
</dataflow>
<dataflow id="174" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="Out_ddr" to="empty" fromId="131" toId="32">
</dataflow>
<dataflow id="177" from="StgValue_176" to="empty" fromId="176" toId="32">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="178" toId="33">
</dataflow>
<dataflow id="181" from="empty_8" to="spectopmodule_ln0" fromId="180" toId="33">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="182" toId="34">
</dataflow>
<dataflow id="184" from="In_ddr" to="specinterface_ln0" fromId="129" toId="34">
</dataflow>
<dataflow id="186" from="empty" to="specinterface_ln0" fromId="185" toId="34">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="189" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="191" from="empty_6" to="specinterface_ln0" fromId="190" toId="34">
</dataflow>
<dataflow id="192" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="34">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="34">
</dataflow>
<dataflow id="196" from="empty_5" to="specinterface_ln0" fromId="195" toId="34">
</dataflow>
<dataflow id="198" from="empty_4" to="specinterface_ln0" fromId="197" toId="34">
</dataflow>
<dataflow id="199" from="empty_6" to="specinterface_ln0" fromId="190" toId="34">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="34">
</dataflow>
<dataflow id="202" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="34">
</dataflow>
<dataflow id="203" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="34">
</dataflow>
<dataflow id="205" from="empty_6" to="specinterface_ln0" fromId="190" toId="34">
</dataflow>
<dataflow id="206" from="empty_6" to="specinterface_ln0" fromId="190" toId="34">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="207" toId="35">
</dataflow>
<dataflow id="209" from="In_ddr" to="specbitsmap_ln0" fromId="129" toId="35">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="182" toId="36">
</dataflow>
<dataflow id="211" from="W_ddr" to="specinterface_ln0" fromId="130" toId="36">
</dataflow>
<dataflow id="212" from="empty" to="specinterface_ln0" fromId="185" toId="36">
</dataflow>
<dataflow id="213" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="214" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="215" from="empty_6" to="specinterface_ln0" fromId="190" toId="36">
</dataflow>
<dataflow id="216" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="36">
</dataflow>
<dataflow id="217" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="36">
</dataflow>
<dataflow id="219" from="empty_3" to="specinterface_ln0" fromId="218" toId="36">
</dataflow>
<dataflow id="220" from="empty_4" to="specinterface_ln0" fromId="197" toId="36">
</dataflow>
<dataflow id="221" from="empty_6" to="specinterface_ln0" fromId="190" toId="36">
</dataflow>
<dataflow id="222" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="36">
</dataflow>
<dataflow id="223" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="36">
</dataflow>
<dataflow id="224" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="36">
</dataflow>
<dataflow id="225" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="36">
</dataflow>
<dataflow id="226" from="empty_6" to="specinterface_ln0" fromId="190" toId="36">
</dataflow>
<dataflow id="227" from="empty_6" to="specinterface_ln0" fromId="190" toId="36">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="207" toId="37">
</dataflow>
<dataflow id="229" from="W_ddr" to="specbitsmap_ln0" fromId="130" toId="37">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="182" toId="38">
</dataflow>
<dataflow id="231" from="Out_ddr" to="specinterface_ln0" fromId="131" toId="38">
</dataflow>
<dataflow id="232" from="empty" to="specinterface_ln0" fromId="185" toId="38">
</dataflow>
<dataflow id="233" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="234" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="235" from="empty_6" to="specinterface_ln0" fromId="190" toId="38">
</dataflow>
<dataflow id="236" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="38">
</dataflow>
<dataflow id="237" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="38">
</dataflow>
<dataflow id="239" from="empty_7" to="specinterface_ln0" fromId="238" toId="38">
</dataflow>
<dataflow id="240" from="empty_4" to="specinterface_ln0" fromId="197" toId="38">
</dataflow>
<dataflow id="241" from="empty_6" to="specinterface_ln0" fromId="190" toId="38">
</dataflow>
<dataflow id="242" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="38">
</dataflow>
<dataflow id="243" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="38">
</dataflow>
<dataflow id="244" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="38">
</dataflow>
<dataflow id="245" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="38">
</dataflow>
<dataflow id="246" from="empty_6" to="specinterface_ln0" fromId="190" toId="38">
</dataflow>
<dataflow id="247" from="empty_6" to="specinterface_ln0" fromId="190" toId="38">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="207" toId="39">
</dataflow>
<dataflow id="249" from="Out_ddr" to="specbitsmap_ln0" fromId="131" toId="39">
</dataflow>
<dataflow id="250" from="process" to="call_ln178" fromId="153" toId="40">
</dataflow>
<dataflow id="251" from="In_ddr" to="call_ln178" fromId="129" toId="40">
</dataflow>
<dataflow id="252" from="W_ddr" to="call_ln178" fromId="130" toId="40">
</dataflow>
<dataflow id="253" from="w_0_0_0" to="call_ln178" fromId="15" toId="40">
</dataflow>
<dataflow id="254" from="w_0_0_1" to="call_ln178" fromId="16" toId="40">
</dataflow>
<dataflow id="255" from="w_0_0_2" to="call_ln178" fromId="17" toId="40">
</dataflow>
<dataflow id="256" from="w_0_0_3" to="call_ln178" fromId="18" toId="40">
</dataflow>
<dataflow id="257" from="w_0_1_0" to="call_ln178" fromId="19" toId="40">
</dataflow>
<dataflow id="258" from="w_0_1_1" to="call_ln178" fromId="20" toId="40">
</dataflow>
<dataflow id="259" from="w_0_1_2" to="call_ln178" fromId="21" toId="40">
</dataflow>
<dataflow id="260" from="w_0_1_3" to="call_ln178" fromId="22" toId="40">
</dataflow>
<dataflow id="261" from="w_0_2_0" to="call_ln178" fromId="23" toId="40">
</dataflow>
<dataflow id="262" from="w_0_2_1" to="call_ln178" fromId="24" toId="40">
</dataflow>
<dataflow id="263" from="w_0_2_2" to="call_ln178" fromId="25" toId="40">
</dataflow>
<dataflow id="264" from="w_0_2_3" to="call_ln178" fromId="26" toId="40">
</dataflow>
<dataflow id="265" from="w_0_3_0" to="call_ln178" fromId="27" toId="40">
</dataflow>
<dataflow id="266" from="w_0_3_1" to="call_ln178" fromId="28" toId="40">
</dataflow>
<dataflow id="267" from="w_0_3_2" to="call_ln178" fromId="29" toId="40">
</dataflow>
<dataflow id="268" from="w_0_3_3" to="call_ln178" fromId="30" toId="40">
</dataflow>
<dataflow id="270" from="StgValue_269" to="indvar_flatten33" fromId="269" toId="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln75" to="indvar_flatten33" fromId="41" toId="42">
</dataflow>
<dataflow id="272" from="add_ln75_1" to="indvar_flatten33" fromId="47" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="br_ln0" to="indvar_flatten33" fromId="106" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="275" from="StgValue_274" to="L_ro" fromId="274" toId="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="br_ln75" to="L_ro" fromId="41" toId="43">
</dataflow>
<dataflow id="277" from="select_ln75_1" to="L_ro" fromId="64" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="br_ln0" to="L_ro" fromId="106" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="280" from="StgValue_279" to="indvar_flatten" fromId="279" toId="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="br_ln75" to="indvar_flatten" fromId="41" toId="44">
</dataflow>
<dataflow id="282" from="select_ln77_3" to="indvar_flatten" fromId="92" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="283" from="br_ln0" to="indvar_flatten" fromId="106" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="284" from="StgValue_274" to="L_co" fromId="274" toId="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="285" from="br_ln75" to="L_co" fromId="41" toId="45">
</dataflow>
<dataflow id="286" from="select_ln77_2" to="L_co" fromId="88" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="br_ln0" to="L_co" fromId="106" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="289" from="StgValue_288" to="L_cho" fromId="288" toId="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="290" from="br_ln75" to="L_cho" fromId="41" toId="46">
</dataflow>
<dataflow id="291" from="add_ln79" to="L_cho" fromId="90" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="292" from="br_ln0" to="L_cho" fromId="106" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="293" from="indvar_flatten33" to="add_ln75_1" fromId="42" toId="47">
</dataflow>
<dataflow id="295" from="StgValue_294" to="add_ln75_1" fromId="294" toId="47">
</dataflow>
<dataflow id="297" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_1" fromId="296" toId="48">
</dataflow>
<dataflow id="298" from="L_ro" to="tmp_1" fromId="43" toId="48">
</dataflow>
<dataflow id="299" from="StgValue_274" to="tmp_1" fromId="274" toId="48">
</dataflow>
<dataflow id="301" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_2" fromId="300" toId="49">
</dataflow>
<dataflow id="302" from="L_ro" to="tmp_2" fromId="43" toId="49">
</dataflow>
<dataflow id="304" from="StgValue_303" to="tmp_2" fromId="303" toId="49">
</dataflow>
<dataflow id="305" from="tmp_2" to="zext_ln81" fromId="49" toId="50">
</dataflow>
<dataflow id="306" from="tmp_1" to="sub_ln81" fromId="48" toId="51">
</dataflow>
<dataflow id="307" from="zext_ln81" to="sub_ln81" fromId="50" toId="51">
</dataflow>
<dataflow id="308" from="L_co" to="zext_ln81_1" fromId="45" toId="52">
</dataflow>
<dataflow id="309" from="sub_ln81" to="add_ln81" fromId="51" toId="53">
</dataflow>
<dataflow id="310" from="zext_ln81_1" to="add_ln81" fromId="52" toId="53">
</dataflow>
<dataflow id="312" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="311" toId="54">
</dataflow>
<dataflow id="314" from="StgValue_313" to="specpipeline_ln0" fromId="313" toId="54">
</dataflow>
<dataflow id="315" from="StgValue_187" to="specpipeline_ln0" fromId="187" toId="54">
</dataflow>
<dataflow id="317" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="54">
</dataflow>
<dataflow id="318" from="StgValue_187" to="specpipeline_ln0" fromId="187" toId="54">
</dataflow>
<dataflow id="320" from="p_str" to="specpipeline_ln0" fromId="319" toId="54">
</dataflow>
<dataflow id="321" from="indvar_flatten33" to="icmp_ln75" fromId="42" toId="55">
</dataflow>
<dataflow id="323" from="StgValue_322" to="icmp_ln75" fromId="322" toId="55">
</dataflow>
<dataflow id="324" from="icmp_ln75" to="br_ln75" fromId="55" toId="56">
</dataflow>
<dataflow id="325" from="L_ro" to="add_ln75" fromId="43" toId="57">
</dataflow>
<dataflow id="327" from="StgValue_326" to="add_ln75" fromId="326" toId="57">
</dataflow>
<dataflow id="328" from="indvar_flatten" to="icmp_ln77" fromId="44" toId="58">
</dataflow>
<dataflow id="330" from="StgValue_329" to="icmp_ln77" fromId="329" toId="58">
</dataflow>
<dataflow id="331" from="icmp_ln77" to="select_ln75" fromId="58" toId="59">
</dataflow>
<dataflow id="332" from="StgValue_274" to="select_ln75" fromId="274" toId="59">
</dataflow>
<dataflow id="333" from="L_co" to="select_ln75" fromId="45" toId="59">
</dataflow>
<dataflow id="334" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_3" fromId="296" toId="60">
</dataflow>
<dataflow id="335" from="add_ln75" to="tmp_3" fromId="57" toId="60">
</dataflow>
<dataflow id="336" from="StgValue_274" to="tmp_3" fromId="274" toId="60">
</dataflow>
<dataflow id="337" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_4" fromId="300" toId="61">
</dataflow>
<dataflow id="338" from="add_ln75" to="tmp_4" fromId="57" toId="61">
</dataflow>
<dataflow id="339" from="StgValue_303" to="tmp_4" fromId="303" toId="61">
</dataflow>
<dataflow id="340" from="tmp_4" to="zext_ln81_2" fromId="61" toId="62">
</dataflow>
<dataflow id="341" from="tmp_3" to="sub_ln81_1" fromId="60" toId="63">
</dataflow>
<dataflow id="342" from="zext_ln81_2" to="sub_ln81_1" fromId="62" toId="63">
</dataflow>
<dataflow id="343" from="icmp_ln77" to="select_ln75_1" fromId="58" toId="64">
</dataflow>
<dataflow id="344" from="add_ln75" to="select_ln75_1" fromId="57" toId="64">
</dataflow>
<dataflow id="345" from="L_ro" to="select_ln75_1" fromId="43" toId="64">
</dataflow>
<dataflow id="346" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl_cast" fromId="296" toId="65">
</dataflow>
<dataflow id="347" from="select_ln75_1" to="p_shl_cast" fromId="64" toId="65">
</dataflow>
<dataflow id="348" from="StgValue_274" to="p_shl_cast" fromId="274" toId="65">
</dataflow>
<dataflow id="349" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_5" fromId="300" toId="66">
</dataflow>
<dataflow id="350" from="select_ln75_1" to="tmp_5" fromId="64" toId="66">
</dataflow>
<dataflow id="351" from="StgValue_303" to="tmp_5" fromId="303" toId="66">
</dataflow>
<dataflow id="352" from="tmp_5" to="zext_ln81_3" fromId="66" toId="67">
</dataflow>
<dataflow id="353" from="p_shl_cast" to="sub_ln81_2" fromId="65" toId="68">
</dataflow>
<dataflow id="354" from="zext_ln81_3" to="sub_ln81_2" fromId="67" toId="68">
</dataflow>
<dataflow id="355" from="icmp_ln77" to="select_ln75_2" fromId="58" toId="69">
</dataflow>
<dataflow id="356" from="sub_ln81_1" to="select_ln75_2" fromId="63" toId="69">
</dataflow>
<dataflow id="357" from="add_ln81" to="select_ln75_2" fromId="53" toId="69">
</dataflow>
<dataflow id="358" from="icmp_ln77" to="xor_ln75" fromId="58" toId="70">
</dataflow>
<dataflow id="360" from="StgValue_359" to="xor_ln75" fromId="359" toId="70">
</dataflow>
<dataflow id="361" from="L_cho" to="icmp_ln79" fromId="46" toId="71">
</dataflow>
<dataflow id="363" from="StgValue_362" to="icmp_ln79" fromId="362" toId="71">
</dataflow>
<dataflow id="364" from="icmp_ln79" to="and_ln75" fromId="71" toId="72">
</dataflow>
<dataflow id="365" from="xor_ln75" to="and_ln75" fromId="70" toId="72">
</dataflow>
<dataflow id="366" from="select_ln75" to="add_ln77" fromId="59" toId="73">
</dataflow>
<dataflow id="367" from="StgValue_326" to="add_ln77" fromId="326" toId="73">
</dataflow>
<dataflow id="368" from="and_ln75" to="or_ln77" fromId="72" toId="74">
</dataflow>
<dataflow id="369" from="icmp_ln77" to="or_ln77" fromId="58" toId="74">
</dataflow>
<dataflow id="370" from="or_ln77" to="select_ln77" fromId="74" toId="75">
</dataflow>
<dataflow id="371" from="StgValue_288" to="select_ln77" fromId="288" toId="75">
</dataflow>
<dataflow id="372" from="L_cho" to="select_ln77" fromId="46" toId="75">
</dataflow>
<dataflow id="373" from="add_ln77" to="zext_ln81_4" fromId="73" toId="76">
</dataflow>
<dataflow id="374" from="sub_ln81_2" to="add_ln81_1" fromId="68" toId="77">
</dataflow>
<dataflow id="375" from="zext_ln81_4" to="add_ln81_1" fromId="76" toId="77">
</dataflow>
<dataflow id="376" from="and_ln75" to="select_ln77_1" fromId="72" toId="78">
</dataflow>
<dataflow id="377" from="add_ln81_1" to="select_ln77_1" fromId="77" toId="78">
</dataflow>
<dataflow id="378" from="select_ln75_2" to="select_ln77_1" fromId="69" toId="78">
</dataflow>
<dataflow id="379" from="select_ln77_1" to="zext_ln81_5" fromId="78" toId="79">
</dataflow>
<dataflow id="380" from="out_0" to="out_0_addr" fromId="11" toId="80">
</dataflow>
<dataflow id="382" from="StgValue_381" to="out_0_addr" fromId="381" toId="80">
</dataflow>
<dataflow id="383" from="zext_ln81_5" to="out_0_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="384" from="out_0_addr" to="out_0_load" fromId="80" toId="81">
</dataflow>
<dataflow id="385" from="out_1" to="out_1_addr" fromId="12" toId="82">
</dataflow>
<dataflow id="386" from="StgValue_381" to="out_1_addr" fromId="381" toId="82">
</dataflow>
<dataflow id="387" from="zext_ln81_5" to="out_1_addr" fromId="79" toId="82">
</dataflow>
<dataflow id="388" from="out_1_addr" to="out_1_load" fromId="82" toId="83">
</dataflow>
<dataflow id="389" from="out_2" to="out_2_addr" fromId="13" toId="84">
</dataflow>
<dataflow id="390" from="StgValue_381" to="out_2_addr" fromId="381" toId="84">
</dataflow>
<dataflow id="391" from="zext_ln81_5" to="out_2_addr" fromId="79" toId="84">
</dataflow>
<dataflow id="392" from="out_2_addr" to="out_2_load" fromId="84" toId="85">
</dataflow>
<dataflow id="393" from="out_3" to="out_3_addr" fromId="14" toId="86">
</dataflow>
<dataflow id="394" from="StgValue_381" to="out_3_addr" fromId="381" toId="86">
</dataflow>
<dataflow id="395" from="zext_ln81_5" to="out_3_addr" fromId="79" toId="86">
</dataflow>
<dataflow id="396" from="out_3_addr" to="out_3_load" fromId="86" toId="87">
</dataflow>
<dataflow id="397" from="and_ln75" to="select_ln77_2" fromId="72" toId="88">
</dataflow>
<dataflow id="398" from="add_ln77" to="select_ln77_2" fromId="73" toId="88">
</dataflow>
<dataflow id="399" from="select_ln75" to="select_ln77_2" fromId="59" toId="88">
</dataflow>
<dataflow id="400" from="select_ln77" to="trunc_ln81" fromId="75" toId="89">
</dataflow>
<dataflow id="401" from="select_ln77" to="add_ln79" fromId="75" toId="90">
</dataflow>
<dataflow id="403" from="StgValue_402" to="add_ln79" fromId="402" toId="90">
</dataflow>
<dataflow id="404" from="indvar_flatten" to="add_ln77_1" fromId="44" toId="91">
</dataflow>
<dataflow id="406" from="StgValue_405" to="add_ln77_1" fromId="405" toId="91">
</dataflow>
<dataflow id="407" from="icmp_ln77" to="select_ln77_3" fromId="58" toId="92">
</dataflow>
<dataflow id="408" from="StgValue_405" to="select_ln77_3" fromId="405" toId="92">
</dataflow>
<dataflow id="409" from="add_ln77_1" to="select_ln77_3" fromId="91" toId="92">
</dataflow>
<dataflow id="410" from="out_0_addr" to="out_0_load" fromId="80" toId="93">
</dataflow>
<dataflow id="411" from="out_1_addr" to="out_1_load" fromId="82" toId="94">
</dataflow>
<dataflow id="412" from="out_2_addr" to="out_2_load" fromId="84" toId="95">
</dataflow>
<dataflow id="413" from="out_3_addr" to="out_3_load" fromId="86" toId="96">
</dataflow>
<dataflow id="415" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp" fromId="414" toId="97">
</dataflow>
<dataflow id="416" from="out_0_load" to="tmp" fromId="93" toId="97">
</dataflow>
<dataflow id="417" from="out_1_load" to="tmp" fromId="94" toId="97">
</dataflow>
<dataflow id="418" from="out_2_load" to="tmp" fromId="95" toId="97">
</dataflow>
<dataflow id="419" from="out_3_load" to="tmp" fromId="96" toId="97">
</dataflow>
<dataflow id="420" from="trunc_ln81" to="tmp" fromId="89" toId="97">
</dataflow>
<dataflow id="422" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="421" toId="98">
</dataflow>
<dataflow id="424" from="OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2_str" to="specloopname_ln0" fromId="423" toId="98">
</dataflow>
<dataflow id="426" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="425" toId="99">
</dataflow>
<dataflow id="428" from="StgValue_427" to="empty_15" fromId="427" toId="99">
</dataflow>
<dataflow id="429" from="StgValue_427" to="empty_15" fromId="427" toId="99">
</dataflow>
<dataflow id="430" from="StgValue_427" to="empty_15" fromId="427" toId="99">
</dataflow>
<dataflow id="431" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="311" toId="100">
</dataflow>
<dataflow id="432" from="StgValue_313" to="specpipeline_ln0" fromId="313" toId="100">
</dataflow>
<dataflow id="433" from="StgValue_187" to="specpipeline_ln0" fromId="187" toId="100">
</dataflow>
<dataflow id="434" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="100">
</dataflow>
<dataflow id="435" from="StgValue_187" to="specpipeline_ln0" fromId="187" toId="100">
</dataflow>
<dataflow id="436" from="p_str" to="specpipeline_ln0" fromId="319" toId="100">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="421" toId="101">
</dataflow>
<dataflow id="439" from="VITIS_LOOP_77_1_VITIS_LOOP_79_2_str" to="specloopname_ln0" fromId="438" toId="101">
</dataflow>
<dataflow id="440" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="311" toId="102">
</dataflow>
<dataflow id="441" from="StgValue_313" to="specpipeline_ln0" fromId="313" toId="102">
</dataflow>
<dataflow id="442" from="StgValue_187" to="specpipeline_ln0" fromId="187" toId="102">
</dataflow>
<dataflow id="443" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="102">
</dataflow>
<dataflow id="444" from="StgValue_187" to="specpipeline_ln0" fromId="187" toId="102">
</dataflow>
<dataflow id="445" from="p_str" to="specpipeline_ln0" fromId="319" toId="102">
</dataflow>
<dataflow id="446" from="_ssdm_op_SpecLoopName" to="specloopname_ln79" fromId="421" toId="103">
</dataflow>
<dataflow id="448" from="empty_0" to="specloopname_ln79" fromId="447" toId="103">
</dataflow>
<dataflow id="449" from="tmp" to="bitcast_ln81" fromId="97" toId="104">
</dataflow>
<dataflow id="451" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln81" fromId="450" toId="105">
</dataflow>
<dataflow id="452" from="Out_ddr" to="write_ln81" fromId="131" toId="105">
</dataflow>
<dataflow id="453" from="bitcast_ln81" to="write_ln81" fromId="104" toId="105">
</dataflow>
<dataflow id="455" from="StgValue_454" to="write_ln81" fromId="454" toId="105">
</dataflow>
<dataflow id="457" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_16" fromId="456" toId="107">
</dataflow>
<dataflow id="458" from="Out_ddr" to="empty_16" fromId="131" toId="107">
</dataflow>
<dataflow id="459" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_16" fromId="456" toId="108">
</dataflow>
<dataflow id="460" from="Out_ddr" to="empty_16" fromId="131" toId="108">
</dataflow>
<dataflow id="461" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_16" fromId="456" toId="109">
</dataflow>
<dataflow id="462" from="Out_ddr" to="empty_16" fromId="131" toId="109">
</dataflow>
<dataflow id="463" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_16" fromId="456" toId="110">
</dataflow>
<dataflow id="464" from="Out_ddr" to="empty_16" fromId="131" toId="110">
</dataflow>
<dataflow id="465" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_16" fromId="456" toId="111">
</dataflow>
<dataflow id="466" from="Out_ddr" to="empty_16" fromId="131" toId="111">
</dataflow>
<dataflow id="467" from="icmp_ln75" to="StgValue_3" fromId="55" toId="3">
</dataflow>
<dataflow id="468" from="icmp_ln75" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="469" from="icmp_ln75" to="StgValue_5" fromId="55" toId="5">
</dataflow>
</dataflows>


</stg>
