#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 10 16:38:08 2024
# Process ID: 22008
# Current directory: C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20716 C:\Users\clare\Documents\NUS Stuff\Y2S2\EE2026\github\EE2026\Verilog Evaluation\verilog_evaluation.xpr
# Log file: C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/vivado.log
# Journal file: C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Clarence/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16036-DESKTOP-BT3RTOA/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/assignment3.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/assignment3.v}}
file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/assignment3.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/assignment2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/assignment2.v}}
file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/assignment2.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LSB_4_bit_adder.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/MSB_3_bit_adder.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_100hz.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_10hz.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_1hz.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_200hz.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_20hz.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_2hz.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/counter.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/led_A_handler.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/new/taskBLEDhandler.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskB_buttons.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_anodeswitcher.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_cycler.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_counter.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskD_checker.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LSB_4_bit_adder.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/MSB_3_bit_adder.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_100hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_10hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_1hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_200hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_20hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_2hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/counter.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/led_A_handler.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/new/taskBLEDhandler.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskB_buttons.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_anodeswitcher.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_cycler.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_counter.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskD_checker.v}}
file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/LSB_4_bit_adder.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/MSB_3_bit_adder.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_100hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_10hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_1hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_200hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_20hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/clock_2hz.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/counter.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/led_A_handler.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/new/taskBLEDhandler.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskB_buttons.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_anodeswitcher.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_cycler.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskC_counter.v} {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 3/assignment3/assignment3.srcs/sources_1/new/taskD_checker.v}
export_ip_user_files -of_objects  [get_files {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v}}
file delete -force {C:/Users/clare/Documents/NUS Stuff/Y2S2/EE2026/github/EE2026/Verilog Evaluation/verilog_evaluation.srcs/sources_1/imports/Desktop/ee2026 assignment 2/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v}
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 10 16:39:42 2024...
