// Seed: 3638548266
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output uwire id_0,
    input  wire  id_1,
    input  wire  _id_2,
    output wand  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  logic [-1 : id_2] id_7;
  ;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_0 = -1;
endmodule
