/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [4:0] celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_16z = ~((celloutsig_1_6z[3] | celloutsig_1_2z) & celloutsig_1_11z[10]);
  assign celloutsig_1_2z = celloutsig_1_1z ^ in_data[136];
  assign celloutsig_1_7z = ~(celloutsig_1_5z[0] ^ celloutsig_1_2z);
  assign celloutsig_0_8z = celloutsig_0_5z[2:0] & { celloutsig_0_2z[4], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_4z = celloutsig_1_3z & in_data[116:108];
  assign celloutsig_1_6z = celloutsig_1_3z[6:3] / { 1'h1, celloutsig_1_4z[6:5], celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[70:65] === { celloutsig_0_2z[8], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[85:76] >= in_data[42:33];
  assign celloutsig_1_0z = in_data[152:149] >= in_data[122:119];
  assign celloutsig_1_10z = { celloutsig_1_9z[12:9], celloutsig_1_6z } >= celloutsig_1_8z[8:1];
  assign celloutsig_0_6z = { celloutsig_0_2z[6:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } <= { celloutsig_0_5z[3:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = ! { in_data[171:164], celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_5z[1], celloutsig_0_12z, celloutsig_0_12z } < { celloutsig_0_2z[5:2], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_2z[5:0], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z } < in_data[92:70];
  assign celloutsig_0_10z = - { celloutsig_0_5z[3:0], celloutsig_0_7z };
  assign celloutsig_1_11z = - { celloutsig_1_4z[5:2], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[77:70] !== { in_data[40:39], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = & in_data[177:149];
  assign celloutsig_0_1z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_9z = ^ { in_data[47:34], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_13z[17:15], celloutsig_0_14z, celloutsig_0_6z } >> in_data[48:44];
  assign celloutsig_1_5z = { in_data[103:100], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >> celloutsig_1_4z[6:0];
  assign celloutsig_1_3z = { in_data[144:138], celloutsig_1_1z, celloutsig_1_0z } << { in_data[142:136], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } << { celloutsig_1_3z[7], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_4z[7:3], celloutsig_1_2z, celloutsig_1_3z } << { celloutsig_1_4z[5], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z[2:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } <<< { celloutsig_0_5z[2:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_7z = ~((celloutsig_0_0z & celloutsig_0_5z[1]) | in_data[69]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_2z[3:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_12z = { in_data[30:28], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_2z = in_data[34:26];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
