Designed and implemented an IÂ²C (Inter-Integrated Circuit) protocol for serial communication between master and slave modules in Verilog.
 Developed master and slave logic supporting start/stop conditions, ACK/NACK detection, address matching, and data transfer operations.
 
