<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4711" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4711{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4711{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4711{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4711{left:190px;bottom:998px;}
#t5_4711{left:434px;bottom:998px;letter-spacing:-0.15px;}
#t6_4711{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t7_4711{left:190px;bottom:973px;}
#t8_4711{left:434px;bottom:973px;letter-spacing:-0.15px;}
#t9_4711{left:527px;bottom:973px;letter-spacing:-0.12px;}
#ta_4711{left:190px;bottom:949px;}
#tb_4711{left:434px;bottom:949px;letter-spacing:-0.15px;}
#tc_4711{left:527px;bottom:949px;letter-spacing:-0.12px;}
#td_4711{left:190px;bottom:924px;letter-spacing:-0.14px;}
#te_4711{left:527px;bottom:924px;letter-spacing:-0.12px;}
#tf_4711{left:190px;bottom:900px;letter-spacing:-0.2px;}
#tg_4711{left:434px;bottom:900px;letter-spacing:-0.14px;}
#th_4711{left:527px;bottom:900px;letter-spacing:-0.12px;}
#ti_4711{left:190px;bottom:875px;letter-spacing:-0.2px;}
#tj_4711{left:434px;bottom:875px;letter-spacing:-0.14px;}
#tk_4711{left:527px;bottom:875px;letter-spacing:-0.12px;}
#tl_4711{left:190px;bottom:851px;letter-spacing:-0.2px;}
#tm_4711{left:434px;bottom:851px;letter-spacing:-0.14px;}
#tn_4711{left:527px;bottom:851px;letter-spacing:-0.12px;}
#to_4711{left:190px;bottom:826px;letter-spacing:-0.13px;}
#tp_4711{left:527px;bottom:826px;letter-spacing:-0.13px;}
#tq_4711{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tr_4711{left:434px;bottom:802px;letter-spacing:-0.14px;}
#ts_4711{left:527px;bottom:802px;letter-spacing:-0.11px;}
#tt_4711{left:190px;bottom:778px;letter-spacing:-0.21px;}
#tu_4711{left:434px;bottom:778px;letter-spacing:-0.13px;}
#tv_4711{left:527px;bottom:778px;letter-spacing:-0.13px;}
#tw_4711{left:190px;bottom:753px;letter-spacing:-0.21px;}
#tx_4711{left:434px;bottom:753px;letter-spacing:-0.13px;}
#ty_4711{left:527px;bottom:753px;letter-spacing:-0.13px;}
#tz_4711{left:83px;bottom:729px;letter-spacing:-0.16px;}
#t10_4711{left:143px;bottom:729px;letter-spacing:-0.16px;}
#t11_4711{left:190px;bottom:729px;letter-spacing:-0.15px;}
#t12_4711{left:434px;bottom:729px;letter-spacing:-0.12px;}
#t13_4711{left:527px;bottom:729px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4711{left:527px;bottom:712px;letter-spacing:-0.1px;}
#t15_4711{left:190px;bottom:687px;}
#t16_4711{left:434px;bottom:687px;letter-spacing:-0.13px;}
#t17_4711{left:527px;bottom:687px;letter-spacing:-0.12px;}
#t18_4711{left:190px;bottom:663px;}
#t19_4711{left:434px;bottom:663px;letter-spacing:-0.13px;}
#t1a_4711{left:527px;bottom:663px;letter-spacing:-0.12px;}
#t1b_4711{left:190px;bottom:639px;}
#t1c_4711{left:434px;bottom:639px;letter-spacing:-0.13px;}
#t1d_4711{left:527px;bottom:639px;letter-spacing:-0.12px;}
#t1e_4711{left:190px;bottom:614px;}
#t1f_4711{left:434px;bottom:614px;letter-spacing:-0.13px;}
#t1g_4711{left:527px;bottom:614px;letter-spacing:-0.12px;}
#t1h_4711{left:190px;bottom:590px;}
#t1i_4711{left:434px;bottom:590px;letter-spacing:-0.15px;}
#t1j_4711{left:527px;bottom:590px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1k_4711{left:527px;bottom:573px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1l_4711{left:190px;bottom:548px;}
#t1m_4711{left:434px;bottom:548px;letter-spacing:-0.15px;}
#t1n_4711{left:527px;bottom:548px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1o_4711{left:527px;bottom:532px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1p_4711{left:190px;bottom:507px;}
#t1q_4711{left:434px;bottom:507px;letter-spacing:-0.15px;}
#t1r_4711{left:527px;bottom:507px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1s_4711{left:527px;bottom:490px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1t_4711{left:190px;bottom:466px;}
#t1u_4711{left:434px;bottom:466px;letter-spacing:-0.15px;}
#t1v_4711{left:527px;bottom:466px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1w_4711{left:527px;bottom:449px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1x_4711{left:190px;bottom:425px;letter-spacing:-0.14px;}
#t1y_4711{left:527px;bottom:425px;letter-spacing:-0.12px;}
#t1z_4711{left:190px;bottom:400px;letter-spacing:-0.16px;}
#t20_4711{left:434px;bottom:400px;letter-spacing:-0.13px;}
#t21_4711{left:527px;bottom:400px;letter-spacing:-0.12px;}
#t22_4711{left:190px;bottom:376px;letter-spacing:-0.16px;}
#t23_4711{left:434px;bottom:376px;letter-spacing:-0.13px;}
#t24_4711{left:527px;bottom:376px;letter-spacing:-0.12px;}
#t25_4711{left:190px;bottom:351px;letter-spacing:-0.16px;}
#t26_4711{left:434px;bottom:351px;letter-spacing:-0.13px;}
#t27_4711{left:527px;bottom:351px;letter-spacing:-0.12px;}
#t28_4711{left:190px;bottom:327px;letter-spacing:-0.13px;}
#t29_4711{left:527px;bottom:327px;letter-spacing:-0.13px;}
#t2a_4711{left:82px;bottom:302px;letter-spacing:-0.16px;}
#t2b_4711{left:143px;bottom:302px;letter-spacing:-0.17px;}
#t2c_4711{left:190px;bottom:302px;letter-spacing:-0.15px;}
#t2d_4711{left:527px;bottom:302px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2e_4711{left:527px;bottom:286px;letter-spacing:-0.1px;}
#t2f_4711{left:190px;bottom:261px;}
#t2g_4711{left:434px;bottom:261px;letter-spacing:-0.13px;}
#t2h_4711{left:527px;bottom:261px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_4711{left:190px;bottom:237px;}
#t2j_4711{left:434px;bottom:237px;letter-spacing:-0.13px;}
#t2k_4711{left:527px;bottom:237px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_4711{left:190px;bottom:212px;}
#t2m_4711{left:434px;bottom:212px;letter-spacing:-0.13px;}
#t2n_4711{left:527px;bottom:212px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_4711{left:190px;bottom:188px;}
#t2p_4711{left:434px;bottom:188px;letter-spacing:-0.13px;}
#t2q_4711{left:527px;bottom:188px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_4711{left:190px;bottom:163px;}
#t2s_4711{left:434px;bottom:163px;letter-spacing:-0.14px;}
#t2t_4711{left:527px;bottom:163px;letter-spacing:-0.11px;}
#t2u_4711{left:190px;bottom:139px;}
#t2v_4711{left:434px;bottom:139px;letter-spacing:-0.14px;}
#t2w_4711{left:527px;bottom:139px;letter-spacing:-0.11px;}
#t2x_4711{left:190px;bottom:114px;}
#t2y_4711{left:434px;bottom:114px;letter-spacing:-0.14px;}
#t2z_4711{left:527px;bottom:114px;letter-spacing:-0.11px;}
#t30_4711{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t31_4711{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t32_4711{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t33_4711{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t34_4711{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t35_4711{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t36_4711{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t37_4711{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t38_4711{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4711{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4711{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4711{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4711{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4711{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4711" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4711Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4711" style="-webkit-user-select: none;"><object width="935" height="1210" data="4711/4711.svg" type="image/svg+xml" id="pdf4711" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4711" class="t s1_4711">Vol. 4 </span><span id="t2_4711" class="t s1_4711">2-189 </span>
<span id="t3_4711" class="t s2_4711">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4711" class="t s3_4711">5 </span><span id="t5_4711" class="t s3_4711">Core </span><span id="t6_4711" class="t s3_4711">Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5) </span>
<span id="t7_4711" class="t s3_4711">6 </span><span id="t8_4711" class="t s3_4711">Core </span><span id="t9_4711" class="t s3_4711">Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6) </span>
<span id="ta_4711" class="t s3_4711">7 </span><span id="tb_4711" class="t s3_4711">Core </span><span id="tc_4711" class="t s3_4711">Ovf_PMC7 (if CPUID.0AH:EAX[15:8] &gt; 7) </span>
<span id="td_4711" class="t s3_4711">31:8 </span><span id="te_4711" class="t s3_4711">Reserved </span>
<span id="tf_4711" class="t s3_4711">32 </span><span id="tg_4711" class="t s3_4711">Thread </span><span id="th_4711" class="t s3_4711">Ovf_FixedCtr0 </span>
<span id="ti_4711" class="t s3_4711">33 </span><span id="tj_4711" class="t s3_4711">Thread </span><span id="tk_4711" class="t s3_4711">Ovf_FixedCtr1 </span>
<span id="tl_4711" class="t s3_4711">34 </span><span id="tm_4711" class="t s3_4711">Thread </span><span id="tn_4711" class="t s3_4711">Ovf_FixedCtr2 </span>
<span id="to_4711" class="t s3_4711">60:35 </span><span id="tp_4711" class="t s3_4711">Reserved </span>
<span id="tq_4711" class="t s3_4711">61 </span><span id="tr_4711" class="t s3_4711">Thread </span><span id="ts_4711" class="t s3_4711">Ovf_Uncore </span>
<span id="tt_4711" class="t s3_4711">62 </span><span id="tu_4711" class="t s3_4711">Thread </span><span id="tv_4711" class="t s3_4711">Ovf_BufDSSAVE </span>
<span id="tw_4711" class="t s3_4711">63 </span><span id="tx_4711" class="t s3_4711">Thread </span><span id="ty_4711" class="t s3_4711">CondChgd </span>
<span id="tz_4711" class="t s3_4711">38FH </span><span id="t10_4711" class="t s3_4711">911 </span><span id="t11_4711" class="t s3_4711">IA32_PERF_GLOBAL_CTRL </span><span id="t12_4711" class="t s3_4711">Thread </span><span id="t13_4711" class="t s3_4711">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t14_4711" class="t s3_4711">Control Facilities.” </span>
<span id="t15_4711" class="t s3_4711">0 </span><span id="t16_4711" class="t s3_4711">Thread </span><span id="t17_4711" class="t s3_4711">Set 1 to enable PMC0 to count. </span>
<span id="t18_4711" class="t s3_4711">1 </span><span id="t19_4711" class="t s3_4711">Thread </span><span id="t1a_4711" class="t s3_4711">Set 1 to enable PMC1 to count. </span>
<span id="t1b_4711" class="t s3_4711">2 </span><span id="t1c_4711" class="t s3_4711">Thread </span><span id="t1d_4711" class="t s3_4711">Set 1 to enable PMC2 to count. </span>
<span id="t1e_4711" class="t s3_4711">3 </span><span id="t1f_4711" class="t s3_4711">Thread </span><span id="t1g_4711" class="t s3_4711">Set 1 to enable PMC3 to count. </span>
<span id="t1h_4711" class="t s3_4711">4 </span><span id="t1i_4711" class="t s3_4711">Core </span><span id="t1j_4711" class="t s3_4711">Set 1 to enable PMC4 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1k_4711" class="t s3_4711">&gt; 4). </span>
<span id="t1l_4711" class="t s3_4711">5 </span><span id="t1m_4711" class="t s3_4711">Core </span><span id="t1n_4711" class="t s3_4711">Set 1 to enable PMC5 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1o_4711" class="t s3_4711">&gt; 5). </span>
<span id="t1p_4711" class="t s3_4711">6 </span><span id="t1q_4711" class="t s3_4711">Core </span><span id="t1r_4711" class="t s3_4711">Set 1 to enable PMC6 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1s_4711" class="t s3_4711">&gt; 6). </span>
<span id="t1t_4711" class="t s3_4711">7 </span><span id="t1u_4711" class="t s3_4711">Core </span><span id="t1v_4711" class="t s3_4711">Set 1 to enable PMC7 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1w_4711" class="t s3_4711">&gt; 7). </span>
<span id="t1x_4711" class="t s3_4711">31:8 </span><span id="t1y_4711" class="t s3_4711">Reserved </span>
<span id="t1z_4711" class="t s3_4711">32 </span><span id="t20_4711" class="t s3_4711">Thread </span><span id="t21_4711" class="t s3_4711">Set 1 to enable FixedCtr0 to count. </span>
<span id="t22_4711" class="t s3_4711">33 </span><span id="t23_4711" class="t s3_4711">Thread </span><span id="t24_4711" class="t s3_4711">Set 1 to enable FixedCtr1 to count. </span>
<span id="t25_4711" class="t s3_4711">34 </span><span id="t26_4711" class="t s3_4711">Thread </span><span id="t27_4711" class="t s3_4711">Set 1 to enable FixedCtr2 to count. </span>
<span id="t28_4711" class="t s3_4711">63:35 </span><span id="t29_4711" class="t s3_4711">Reserved </span>
<span id="t2a_4711" class="t s3_4711">390H </span><span id="t2b_4711" class="t s3_4711">912 </span><span id="t2c_4711" class="t s3_4711">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t2d_4711" class="t s3_4711">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t2e_4711" class="t s3_4711">Control Facilities.” </span>
<span id="t2f_4711" class="t s3_4711">0 </span><span id="t2g_4711" class="t s3_4711">Thread </span><span id="t2h_4711" class="t s3_4711">Set 1 to clear Ovf_PMC0. </span>
<span id="t2i_4711" class="t s3_4711">1 </span><span id="t2j_4711" class="t s3_4711">Thread </span><span id="t2k_4711" class="t s3_4711">Set 1 to clear Ovf_PMC1. </span>
<span id="t2l_4711" class="t s3_4711">2 </span><span id="t2m_4711" class="t s3_4711">Thread </span><span id="t2n_4711" class="t s3_4711">Set 1 to clear Ovf_PMC2. </span>
<span id="t2o_4711" class="t s3_4711">3 </span><span id="t2p_4711" class="t s3_4711">Thread </span><span id="t2q_4711" class="t s3_4711">Set 1 to clear Ovf_PMC3. </span>
<span id="t2r_4711" class="t s3_4711">4 </span><span id="t2s_4711" class="t s3_4711">Core </span><span id="t2t_4711" class="t s3_4711">Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4). </span>
<span id="t2u_4711" class="t s3_4711">5 </span><span id="t2v_4711" class="t s3_4711">Core </span><span id="t2w_4711" class="t s3_4711">Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5). </span>
<span id="t2x_4711" class="t s3_4711">6 </span><span id="t2y_4711" class="t s3_4711">Core </span><span id="t2z_4711" class="t s3_4711">Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6). </span>
<span id="t30_4711" class="t s4_4711">Table 2-20. </span><span id="t31_4711" class="t s4_4711">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t32_4711" class="t s5_4711">Register </span>
<span id="t33_4711" class="t s5_4711">Address </span><span id="t34_4711" class="t s5_4711">Register Name / Bit Fields </span><span id="t35_4711" class="t s5_4711">Scope </span><span id="t36_4711" class="t s5_4711">Bit Description </span>
<span id="t37_4711" class="t s5_4711">Hex </span><span id="t38_4711" class="t s5_4711">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
