Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb  1 15:44:31 2024
| Host         : MATTHUESMAN97FA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    2          inf        0.000                      0                    2           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            OUT_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.286ns  (logic 3.900ns (53.523%)  route 3.386ns (46.477%))
  Logic Levels:           5  (IBUF=1 LUT2=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.181    design_1_i/xup_xor2_0/a
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     2.305 r  design_1_i/xup_xor2_0/y_INST_0/O
                         net (fo=2, routed)           0.173     2.478    design_1_i/xup_and2_1/a
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     2.602 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=1, routed)           0.279     2.881    design_1_i/xup_or2_0/b
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     3.005 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           1.688     4.693    OUT_2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.594     7.286 r  OUT_2_OBUF_inst/O
                         net (fo=0)                   0.000     7.286    OUT_2
    V14                                                               r  OUT_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            OUT_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 3.781ns (52.595%)  route 3.408ns (47.405%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.246     2.181    design_1_i/xup_xor2_0/a
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     2.305 r  design_1_i/xup_xor2_0/y_INST_0/O
                         net (fo=2, routed)           0.445     2.749    design_1_i/xup_xor2_1/a
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     2.873 r  design_1_i/xup_xor2_1/y_INST_0/O
                         net (fo=1, routed)           1.717     4.591    OUT_1_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.599     7.190 r  OUT_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.190    OUT_1
    U14                                                               r  OUT_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            OUT_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.335ns (62.306%)  route 0.808ns (37.694%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  z_IBUF_inst/O
                         net (fo=2, routed)           0.447     0.621    design_1_i/xup_xor2_1/b
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.666 r  design_1_i/xup_xor2_1/y_INST_0/O
                         net (fo=1, routed)           0.360     1.026    OUT_1_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.116     2.143 r  OUT_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.143    OUT_1
    U14                                                               r  OUT_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            OUT_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.365ns (61.729%)  route 0.846ns (38.271%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  y_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.511    design_1_i/xup_and2_0/b
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.556 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.157     0.713    design_1_i/xup_or2_0/a
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.758 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.342     1.100    OUT_2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.211 r  OUT_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.211    OUT_2
    V14                                                               r  OUT_2 (OUT)
  -------------------------------------------------------------------    -------------------





