[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TXS0101DCKR production of TEXAS INSTRUMENTS from the text:1.8V\nSystem\nController\nTXS01013.3V\nSystem\nData                 A                 B                Data\nGND                               GND                               GNDVCCA      VCCB\nOE1.8V                              3.3V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017\nTXS0101 1-BitBidirectional Level-Shifting, Voltage-Level Translator WithAuto-Direction-\nSensing forOpen-Drain andPush-Pull Applications\n11Features\n1•Latch-Up Performance Exceeds 100mAPer\nJESD 78,Class II\n•ESD Protection Exceeds JESD 22\n–APort\n–2500 VHuman-Body Model (A114-B)\n–200VMachine Model (A115-A)\n–1500 VCharged-Device Model (C101)\n–BPort\n–8kVHuman-Body Model (A114-B)\n–200VMachine Model (A115-A)\n–1500 VCharged-Device Model (C101)\n•NoDirection-Control Signal Needed\n•Maximum Data Rates\n–24Mbps (Push Pull)\n–2Mbps (Open Drain)\n•Available intheTexas Instruments NanoFree ™\nPackage\n•1.65 Vto3.6VonAportand2.3Vto5.5VonB\nport(VCCA≤VCCB)\n•VCCIsolation Feature –IfEither VCCInput Isat\nGND, Both Ports AreintheHigh-Impedance State\n•NoPower-Supply Sequencing Required –Either\nVCCAorVCCBCan beRamped First\n•IoffSupports Partial-Power-Down Mode Operation2Applications\n•Handsets\n•Smartphones\n•Tablets\n•Desktop PCs\n3Description\nThis one-bit non-inverting translator uses two\nseparate configurable power-supply rails. The Aport\nisdesigned totrack VCCA.VCCAaccepts any supply\nvoltage from 1.65 Vto3.6V.The Bport isdesigned\ntotrack VCCB.VCCAmust beless than orequal to\nVCCB.VCCBaccepts anysupply voltage from 2.3Vto\n5.5 V.This allows forlow voltage bidirectional\ntranslation between any ofthe1.8V,2.5V,3.3V,\nand5Vvoltage nodes.\nWhen theoutput-enable (OE) input islow, alloutputs\nareplaced inthehigh-impedance state.\nToensure thehigh-impedance state during power up\norpower down, OEshould betiedtoGND through a\npull-down resistor; theminimum value oftheresistor\nisdetermined bythecurrent-sourcing capability ofthe\ndriver.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTXS0101DBV SOT-23 (6) 2.90 mm×1.60 mm\nTXS0101DCK SC70 (6) 2.00 mm×1.25 mm\nTXS0101DRL SOT-5X3 (6) 1.90 mm×1.60 mm\nTXS0101YZP DSBGA (6) 0.89 mm×1.39 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Operating Circuit\n2TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ...................... 5\n6.4 Thermal Information ................................................. 5\n6.5 Electrical Characteristics .......................................... 6\n6.6 Timing Requirements: VCCA=1.8V±0.15 V........ 7\n6.7 Timing Requirements VCCA=2.5V±0.2V............ 7\n6.8 Timing Requirements: 3.3V±0.3V........................ 7\n6.9 Switching Characteristics: VCCA=1.8V±0.15 V....8\n6.10 Switching Characteristics: VCCA=2.5V±0.2V....9\n6.11 Switching Characteristics: VCCA=3.3V±0.3V..12\n6.12 Typical Characteristics ......................................... 13\n7Parameter Measurement Information ................ 14\n7.1 Load Circuits ........................................................... 14\n7.2 Voltage Waveforms ................................................. 158Detailed Description ............................................ 16\n8.1 Overview ................................................................. 16\n8.2 Functional Block Diagram ....................................... 16\n8.3 Feature Description ................................................. 17\n8.4 Device Functional Modes ........................................ 17\n9Application andImplementation ........................ 18\n9.1 Application Information ............................................ 18\n9.2 Typical Application ................................................. 18\n10Power Supply Recommendations ..................... 20\n11Layout ................................................................... 20\n11.1 Layout Guidelines ................................................. 20\n11.2 Layout Example .................................................... 20\n12Device andDocumentation Support ................. 21\n12.1 Device Support ...................................................... 21\n12.2 Receiving Notification ofDocumentation Updates 21\n12.3 Community Resources .......................................... 21\n12.4 Trademarks ........................................................... 21\n12.5 Electrostatic Discharge Caution ............................ 21\n12.6 Glossary ................................................................ 21\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 21\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(December 2015) toRevision D Page\n•Changed YZP package pinout diagram with new image andadded YZP pinassignments inPinFunctions table .............. 3\n•Added Junction temperature, TJinAbsolute Maximum Ratings table ................................................................................... 4\n•Added Receiving Notification ofDocumentation Updates section ....................................................................................... 21\nChanges from Revision B(January 2009) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n1  2  \nC  \nB  \nA  \nNot to scaleA B\nGND OE\nVCCAVCCB\n1\n2\n36\n5\n4VCCA\nGND\nAVCCB\nOE\nB\n3TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nDBV, DCK, andDRL Package\n6-Pin SOT-23, SC70, andSOT\nTopViewYZP Package\n6-Pin DSBGA\nBottom View\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAMEDBV, DCK,\nDRLYZP\nA 3 C1 I/O Input/output A.Referenced toVCCA\nB 4 C2 I/O Input/output B.Referenced toVCCB\nGND 2 B1 G Ground\nOE 5 B2 I Output enable. PullOElowtoplace alloutputs in3-state mode. Referenced toVCCA.\nVCCA 1 A1 I A-port supply voltage. 1.65 V≤VCCA≤3.6VandVCCA≤VCCB\nVCCB 6 A2 I B-port supply voltage. 2.3V≤VCCB≤5.5V\n4TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput negative-voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Thevalue ofVCCAandVCCBareprovided intherecommended operating conditions table.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCCA Supply voltage –0.5 4.6 V\nVCCB Supply voltage –0.5 6.5 V\nVI Input voltage(2)Aport –0.5 4.6\nV\nBport, OE –0.5 6.5\nVOVoltage range applied toanyoutput\ninthehigh-impedance orpower-off state(2)Aport –0.5 4.6\nV\nBport –0.5 6.5\nVO Voltage range applied toanyoutput inthehigh orlowstate(2)(3)Aport –0.5 VCCA+0.5\nV\nBport –0.5 VCCB+0.5\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCA,VCCB,orGND ±100 mA\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500VHBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250VCDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, APort(1)±2500\nVHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, BPort(1)±8000\nCharged device model (CDM), perJEDEC specification JESD22-C101,\nBPort(2) ±1500\nMachine model (MM, A115-A), APort ±200\n5TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) VCCIisthesupply associated with theinput port.\n(2) VCCOisthesupply associated with theoutput port.\n(3) VCCAmust beless than orequal toVCCB,andVCCAmust notexceed 3.6V.6.3 Recommended Operating Conditions\nSee(1)(2)\nVCCA VCCB MIN MAX UNIT\nVCCASupply voltage(3)1.65 3.6\nV\nVCCB 2.3 5.5\nVIH High-level input voltageA-port I/Os1.65 Vto1.95 V\n2.3Vto5.5VVCCI–0.2 VCCI\nV2.3Vto3.6V VCCI–0.4 VCCI\nB-port I/Os\n1.65 Vto3.6V 2.3Vto5.5VVCCI–0.4 VCCI\nOEinput VCCA ×0.65 5.5\nVIL Low-level input voltageA-port I/Os\n1.65 Vto3.6V 2.3Vto5.5V0 0.15\nV B-port I/Os 0 0.15\nOEinput 0 VCCA ×0.35\nΔt/ΔvInput transition riseorfall\nrateA-port I/Os, push-\npulldriving\n1.65 Vto3.6V 2.3Vto5.5V10\nns/V B-port I/Os, push-\npulldriving10\nControl Input 10\nTA Operating free-air temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TXS0101\nUNIT DBV (SOT-23) DCK (SC70) DRL (SOT) DSBGA (YZP)\n6PINS 6PINS 6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 223.9 266.9 204.2 107.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 185.6 80.4 76.4 1.6 °C/W\nRθJB Junction-to-board thermal resistance 63.5 99.1 38.7 10.8 °C/W\nψJT Junction-to-top characterization parameter 63.5 1.5 3.4 3.1 °C/W\nψJB Junction-to-board characterization parameter 71.8 98.3 38.5 10.8 °C/W\n6TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) VCCIistheVCCassociated with theinput port.\n(2) VCCOistheVCCassociated with theoutput port.\n(3) VCCAmust beless than orequal toVCCB,andVCCAmust notexceed 3.6V.6.5 Electrical Characteristics\nover recommended operating free-air temperature range of–40°Cto85°C(unless otherwise noted) See(1)(2)(3)\nPARAMETERTEST\nCONDITIONSVCCA VCCB MIN TYP MAX UNIT\nVOHAIOH=–20μA,\nVIB≥VCCB –0.4V1.65 Vto3.6V 2.3Vto5.5V VCCA ×0.67 V\nVOLAIOL=1mA,\nVIB≤0.15 V1.65 Vto3.6V 2.3Vto5.5V 0.4 V\nVOHBIOH=–20μA,\nVIA≥VCCA –0.2V1.65 Vto3.6V 2.3Vto5.5V VCCB ×0.67 V\nVOLBIOL=1mA,\nVIA≤0.15 V1.65 Vto3.6V 2.3Vto5.5V 0.4 V\nII OETA=25°C\n1.65 Vto3.6V 1.65 Vto5.5V±1\nμA\n–40°Cto85°C ±2\nIoffAportTA=25°C\n0V 0to5.5V±1\nμA\n–40°Cto85°C ±2\nBportTA=25°C\n0to3.6V 0V±1\nμA\n–40°Cto85°C ±2\nIOZ AorBportTA=25°C\n1.65 Vto3.6V 2.3Vto5.5V±1\nμA\n–40°Cto85°C ±2\nICCAVI=VO=open,\nIO=01.65 VtoVCCB 2.3Vto5.5V 2.4\nμA 3.6V 0V 2.2\n0V 5.5V –1\nICCBVI=VO=open,\nIO=01.65 VtoVCCB 2.3Vto5.5V 12\nμA 3.6V 0V –1\n0V 5.5V 1\nICCA+ICCBVI=VCCI,\nIO=01.65 VtoVCCB 2.3Vto5.5V 14.4 μA\nCI OETA=25°C\n3.3V 3.3V2.5\npF\n–40°Cto85°C 3.5\nCioAportTA=25°C\n3.3V 3.3V5\npF–40°Cto85°C 6\nBportTA=25°C 6\n–40°Cto85°C 7.5\n7TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated6.6 Timing Requirements: VCCA=1.8V±0.15 V\nMIN NOM MAX UNIT\nData ratePush-pull driving, Figure 4VCCB=2.5V,±0.2V 21\nMbpsVCCB=3.3V,±0.3V 22\nVCCB=5V,±0.5V 24\nOpen-drain driving, Figure 5VCCB=2.5V,±0.2V 2\nVCCB=3.3V,±0.3V 2\nVCCB=5V,±0.5V 2\ntw\nPulse duration Figure 7Push-pull driving, Figure 4\nData inputsVCCB=2.5V,±0.2V 47\nnsVCCB=3.3V,±0.3V 45\nVCCB=5V,±0.5V 41\nOpen-drain driving, Figure 5VCCB=2.5V,±0.2V 500\nVCCB=3.3V,±0.3V 500\nVCCB=5V,±0.5V 500\n6.7 Timing Requirements VCCA=2.5V±0.2V\nMIN NOM MAX UNIT\nData ratePush-pull driving, Figure 4VCCB=2.5V,±0.2V 20\nMbpsVCCB=3.3V,±0.3V 22\nVCCB=5V,±0.5V 24\nOpen-drain driving, Figure 5VCCB=2.5V,±0.2V 2\nVCCB=3.3V,±0.3V 2\nVCCB=5V,±0.5V 1\ntw\nPulse duration Figure 7Push-pull driving, Figure 4\nData inputsVCCB=2.5V,±0.2V 50\nnsVCCB=3.3V,±0.3V 45\nVCCB=5V,±0.5V 41\nOpen-drain driving, Figure 5VCCB=2.5V,±0.2V 500\nVCCB=3.3V,±0.3V 500\nVCCB=5V,±0.5V 500\n6.8 Timing Requirements: 3.3V±0.3V\nMIN NOM MAX UNIT\nData ratePush-pull driving, Figure 4VCCB=3.3V,±0.3V 23\nMbpsVCCB=5V,±0.5V 24\nOpen-drain driving, Figure 5VCCB=3.3V,±0.3V 2\nVCCB=5V,±0.5V 2\nPulse duration Figure 7Push-pull driving, Figure 4\nData inputsVCCB=3.3V,±0.3V 43\nnsVCCB=5V,±0.5V 41\nOpen-drain driving, Figure 5VCCB=3.3V,±0.3V 500\nVCCB=5V,±0.5V 500\n8TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated6.9 Switching Characteristics: VCCA=1.8V±0.15 V\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(unless otherwise noted)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS (DRIVING) MIN MAX UNIT\ntPHLFigure 8\nA BPush-pull, Figure 4VCCB=2.5V±0.2V 5.3\nnsVCCB=3.3V±0.3V 5.4\nVCCB=5V±0.5V 6.8\nOpen-drain, Figure 5VCCB=2.5V±0.2V 2.3 8.8\nVCCB=3.3V±0.3V 2.4 9.6\nVCCB=5V±0.5V 2.6 10\ntPLHFigure 8Push-pull, Figure 4VCCB=2.5V±0.2V 6.8\nVCCB=3.3V±0.3V 7.1\nVCCB=5V±0.5V 7.5\nOpen-drain, Figure 5VCCB=2.5V±0.2V 45 260\nVCCB=3.3V±0.3V 36 208\nVCCB=5V±0.5V 27 198\ntPHLFigure 8\nB APush-pull, Figure 4VCCB=2.5V±0.2V 4.4\nnsVCCB=3.3V±0.3V 4.5\nVCCB=5V±0.5V 4.7\nOpen-drain, Figure 5VCCB=2.5V±0.2V 1.9 5.3\nVCCB=3.3V±0.3V 1.1 4.4\nVCCB=5V±0.5V 1.2 4\ntPLHFigure 8Push-pull, Figure 4VCCB=2.5V±0.2V 5.3\nVCCB=3.3V±0.3V 4.5\nVCCB=5V±0.5V 0.5\nOpen-drain, Figure 5VCCB=2.5V±0.2V 45 175\nVCCB=3.3V±0.3V 36 140\nVCCB=5V±0.5V 27 102\ntenFigure 9 OE AorB Push-pull, Figure 6VCCB=2.5V±0.2V 200\nns VCCB=3.3V±0.3V 200\nVCCB=5V±0.5V 200\ntdisFigure 9 OE AorBVCCB=2.5V±0.2V 50\nns VCCB=3.3V±0.3V 40\nVCCB=5V±0.5V 35\ntrA A-port risetimePush-pullVCCB=2.5V±0.2V 3.2 9.5\nnsVCCB=3.3V±0.3V 2.3 9.3\nVCCB=5V±0.5V 2 7.6\nOpen-drainVCCB=2.5V±0.2V 38 165\nVCCB=3.3V±0.3V 30 132\nVCCB=5V±0.5V 22 95\ntrB B-port risetimePush-pullVCCB=2.5V±0.2V 1.1 10.8\nnsVCCB=3.3V±0.3V 1 9.1\nVCCB=5V±0.5V 1 7.6\nOpen-drainVCCB=2.5V±0.2V 34 145\nVCCB=3.3V±0.3V 23 106\nVCCB=5V±0.5V 10 76\n9TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedSwitching Characteristics: VCCA=1.8V±0.15 V(continued)\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(unless otherwise noted)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS (DRIVING) MIN MAX UNIT\ntfA A-port falltimePush-pullVCCB=2.5V±0.2V 1.9 5.9\nnsVCCB=3.3V±0.3V 1.9 6\nVCCB=5V±0.5V 1.4 13.3\nOpen-drainVCCB=2.5V±0.2V 4.4 6.9\nVCCB=3.3V±0.3V 4.3 6.4\nVCCB=5V±0.5V 4.2 6.1\ntfB B-port falltimePush-pullVCCB=2.5V±0.2V 2.2 13.8\nVCCB=3.3V±0.3V 2.2 16.2\nVCCB=5V±0.5V 2.6 16.2\nOpen-drainVCCB=2.5V±0.2V 6.9 13.8\nVCCB=3.3V±0.3V 7.5 16.2\nVCCB=5V±0.5V 7 16.2\nMax data rate AorBPush-pullVCCB=2.5V±0.2V 21\nMbpsVCCB=3.3V±0.3V 22\nVCCB=5V±0.5V 24\nOpen-drainVCCB=2.5V±0.2V 2\nVCCB=3.3V±0.3V 2\nVCCB=5V±0.5V 2\n6.10 Switching Characteristics: VCCA=2.5V±0.2V\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(unless otherwise noted)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS (DRIVING) MIN MAX UNIT\ntPHLFigure 8\nA BPush-pull, Figure 4VCCB=2.5V±0.2V 3.2\nnsVCCB=3.3V±0.3V 3.7\nVCCB=5V±0.5V 3.8\nOpen-drain, Figure 5VCCB=2.5V±0.2V 1.7 6.3\nVCCB=3.3V±0.3V 2 6\nVCCB=5V±0.5V 2.1 5.8\ntPLHFigure 8Push-pull, Figure 4VCCB=2.5V±0.2V 3.5\nVCCB=3.3V±0.3V 4.1\nVCCB=5V±0.5V 4.4\nOpen-drain, Figure 5VCCB=2.5V±0.2V 43 250\nVCCB=3.3V±0.3V 36 206\nVCCB=5V±0.5V 27 190\n10TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedSwitching Characteristics: VCCA=2.5V±0.2V(continued)\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(unless otherwise noted)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS (DRIVING) MIN MAX UNIT\ntPHLFigure 8\nB APush-pull, Figure 4VCCB=2.5V±0.2V 3\nnsVCCB=3.3V±0.3V 3.6\nVCCB=5V±0.5V 4.3\nOpen-drain, Figure 5VCCB=2.5V±0.2V 1.8 4.7\nVCCB=3.3V±0.3V 1.6 4.2\nVCCB=5V±0.5V 1.2 4\ntPLHFigure 8Push-pull, Figure 4VCCB=2.5V±0.2V 2.5\nVCCB=3.3V±0.3V 1.6\nVCCB=5V±0.5V 1\nOpen-drain, Figure 5VCCB=2.5V±0.2V 44 170\nVCCB=3.3V±0.3V 37 140\nVCCB=5V±0.5V 27 103\ntenFigure 9 OE AorB\nPush-pull, Figure 6VCCB=2.5V±0.2V 200\nns VCCB=3.3V±0.3V 200\nVCCB=5V±0.5V 200\ntdisFigure 9 OE AorBVCCB=2.5V±0.2V 50\nns VCCB=3.3V±0.3V 40\nVCCB=5V±0.5V 35\ntrA A-port risetimePush-pullVCCB=2.5V±0.2V 2.8 7.4\nnsVCCB=3.3V±0.3V 2.1 6.6\nVCCB=5V±0.5V 0.9 5.6\nOpen-drainVCCB=2.5V±0.2V 34 149\nVCCB=3.3V±0.3V 28 121\nVCCB=5V±0.5V 24 89\ntrB B-port risetimePush-pullVCCB=2.5V±0.2V 1.3 8.3\nnsVCCB=3.3V±0.3V 0.9 7.2\nVCCB=5V±0.5V 0.4 6.1\nOpen-drainVCCB=2.5V±0.2V 35 151\nVCCB=3.3V±0.3V 24 112\nVCCB=5V±0.5V 12 81\ntfA A-port falltimePush-pullVCCB=2.5V±0.2V 1.9 5.7\nnsVCCB=3.3V±0.3V 1.4 5.5\nVCCB=5V±0.5V 0.8 5.3\nOpen-drainVCCB=2.5V±0.2V 4.4 6.9\nVCCB=3.3V±0.3V 4.3 6.2\nVCCB=5V±0.5V 4.2 5.8\ntfB B-port falltimePush-pullVCCB=2.5V±0.2V 2.2 7.8\nVCCB=3.3V±0.3V 2.4 6.7\nVCCB=5V±0.5V 2.6 6.6\nOpen-drainVCCB=2.5V±0.2V 5.1 8.8\nVCCB=3.3V±0.3V 5.4 9.4\nVCCB=5V±0.5V 5.4 10.4\n11TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedSwitching Characteristics: VCCA=2.5V±0.2V(continued)\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(unless otherwise noted)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS (DRIVING) MIN MAX UNIT\nMax data rate AorBPush-pullVCCB=2.5V±0.2V 20\nMbpsVCCB=3.3V±0.3V 22\nVCCB=5V±0.5V 24\nOpen-drainVCCB=2.5V±0.2V 2\nVCCB=3.3V±0.3V 2\nVCCB=5V±0.5V 2\n12TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated6.11 Switching Characteristics: VCCA=3.3V±0.3V\nover recommended operating free-air temperature range, VCCA=3.3V±0.3V(unless otherwise noted)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)TEST CONDITIONS (DRIVING) MIN MAX UNIT\ntPHLFigure 8\nA BPush-pull, Figure 4VCCB=3.3V±0.3V 2.4\nnsVCCB=5V±0.5V 3.1\nOpen-drain, Figure 5VCCB=3.3V±0.3V 1.3 4.2\nVCCB=5V±0.5V 1.4 4.6\ntPLHFigure 8Push-pull, Figure 4VCCB=3.3V±0.3V 4.2\nVCCB=5V±0.5V 4.4\nOpen-drain, Figure 5VCCB=3.3V±0.3V 36 204\nVCCB=5V±0.5V 28 165\ntPHLFigure 8\nB APush-pull, Figure 4VCCB=3.3V±0.3V 2.5\nnsVCCB=5V±0.5V 3.3\nOpen-drain, Figure 5VCCB=3.3V±0.3V 1 124\nVCCB=5V±0.5V 1 97\ntPLHFigure 8Push-pull, Figure 4VCCB=3.3V±0.3V 2.5\nVCCB=5V±0.5V 2.6\nOpen-drain, Figure 5VCCB=3.3V±0.3V 3 139\nVCCB=5V±0.5V 3 105\ntenFigure 9 OE AorB\nPush-pull, Figure 6VCCB=3.3V±0.3V 200\nns\nVCCB=5V±0.5V 200\ntdisFigure 9 OE AorBVCCB=3.3V±0.3V 40\nns\nVCCB=5V±0.5V 9.8\ntrA A-port risetimePush-pullVCCB=3.3V±0.3V 2.3 5.6\nnsVCCB=5V±0.5V 1.9 4.8\nOpen-drainVCCB=3.3V±0.3V 25 116\nVCCB=5V±0.5V 19 85\ntrB B-port risetimePush-pullVCCB=3.3V±0.3V 1.6 6.4\nnsVCCB=5V±0.5V 0.6 7.4\nOpen-drainVCCB=3.3V±0.3V 26 116\nVCCB=5V±0.5V 14 72\ntfA A-port falltimePush-pullVCCB=3.3V±0.3V 1.4 5.4\nnsVCCB=5V±0.5V 1 5\nOpen-drainVCCB=3.3V±0.3V 4.3 6.1\nVCCB=5V±0.5V 4.2 5.7\ntfB B-port falltimePush-pullVCCB=3.3V±0.3V 2.3 7.4\nVCCB=5V±0.5V 2.4 7.6\nOpen-drainVCCB=3.3V±0.3V 5 7.6\nVCCB=5V±0.5V 4.8 8.3\nMax data rate AorBPush-pullVCCB=3.3V±0.3V 23\nMbpsVCCB=5V±0.5V 24\nOpen-drainVCCB=3.3V±0.3V 2\nVCCB=5V±0.5V 2\nLow-Level Current (mA)Low-Level Output Voltage (mV)\n02468101214 160100200300400500600700\nD002VCCB = 3.3 V\nLow-Level Current (mA)Low-Level Output Voltage (mV)\n02468101214 160100200300400500600700\nD001VCCB = 2.7 V\nVCCB = 3.3 V\nVCCB = 5 V\nLow-Level Current (mA)Low-Level Output Voltage (mV)\n02468101214 160100200300400500600700\nD003VCCB = 3.3 V\nVCCB = 5 V\n13TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated6.12 Typical Characteristics\nVCCA=1.8V VIL(A)=150mV\nFigure 1.Low-Level Output Voltage (VOL(Bx) )vsLow-Level\nCurrent (IOL(Bx) )VCCA=2.7V VIL(A)=150mV\nFigure 2.Low-Level Output Voltage (VOL(Bx) )vsLow-Level\nCurrent (IOL(Bx) )\nVCCA=3.3V VIL(A)=150mV\nFigure 3.Low-Level Output Voltage (VOL(Bx) )vsLow-Level Current (IOL(Bx) )\nFrom Output\n Under TestS12 × VCCO\n50 k\r50 k\r\n15 pFOpen\n1 M\r 15 pFVCCOVCCI\nDUT\nIN OUT\n1 M\r 15 pFVCCOVCCI\nDUT\nIN OUT\n14TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7Parameter Measurement Information\n7.1 Load Circuits\nFigure 4shows thepush-pull driver circuit used formeasuring data rate, pulse duration, propagation delay,\noutput rise-time and fall-time. Figure 5shows theopen-drain driver circuit used formeasuring data rate, pulse\nduration, propagation delay, output rise-time andfall-time.\nFigure 4.Data Rate, Pulse Duration, Propagation\nDelay, Output Rise-Time andFall-Time\nMeasurement Using aPush-Pull DriverFigure 5.Data Rate, Pulse Duration, Propagation\nDelay, Output Rise-Time andFall-Time\nMeasurement Using anOpen-Drain Driver\nFigure 6.Load Circuit forEnable-Time andDisable-Time Measurement\nTEST S1\ntPZL/tPLZ\n(tdis)2×VCCO\ntPHZ/tPZH\n(ten)Open\n1.tPLZandtPHZarethesame astdis.\n2.tPZLandtPZHarethesame asten.\n3.VCCIistheVCCassociated with theinput port.\n4.VCCOistheVCCassociated with theoutput port.\nOutput\nWaveform 1\nS1 at 2 × V\n(see Note 2)CCO\nVCCOVOLOE input\nOutput\nWaveform 2\nS1 at GND\n(see Note 2)tPZL\ntPZHtPLZ\ntPHZV  / 2CCAV  / 2CCA\n0 V\nVCCO × 0.2V  / 2CCO\nVOH × 0.9\nV  / 2CCO\n0 VVCCA\nVOH\ntPLH tPHLVCCI\n0 V\nVCCO/2VOH\nVOLInput\nOutputVCCI/2 V CCI/2\n0.9 V CCOVCCO/2\ntr0.1 V CCO\ntf\n tW .\nVOHA/VOHBInput VOHA/VOHBVCCI\n0 V\n15TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.2 Voltage Waveforms\nFigure 7.Pulse Duration (Push-Pull) Figure 8.Propagation Delay Times\n•CLincludes probe andjigcapacitance.\n•Waveform 1inFigure 9isforanoutput with internal such thattheoutput ishigh, except when OEishigh (see\nFigure 6).Waveform 2inFigure 9isforanoutput with conditions such thattheoutput islow, except when OEis\nhigh.\n•Allinput pulses aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,dv/dt\n≥1V/ns.\n•Theoutputs aremeasured oneatatime, with onetransition permeasurement.\n•tPLZandtPHZarethesame astdis.\n•tPZLandtPZHarethesame asten.\n•tPLHandtPHLarethesame astpd.\n•VCCIistheVCCassociated with theinput port.\n•VCCOistheVCCassociated with theoutput port.\nFigure 9.Enable andDisable Times\nAOne Shot\nAccelerator\nGate BiasOEVCCA VCCB\nBOne Shot\nAccelerator\n10N\x03\x9f10N\x03\x9f\n16TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TXS0101 device isadirectionless voltage-level translator specifically designed fortranslating logic voltage\nlevels. The Aport isable toaccept I/Ovoltages ranging from 1.65 Vto3.6V,while theBport canaccept I/O\nvoltages from 2.3Vto5.5V.The device isapass gate architecture with edge rate accelerators (one shots) to\nimprove theoverall data rate. 10kΩpullup resistors, commonly used inopen drain applications, have been\nconveniently integrated sothat anexternal resistor isnotneeded. While thisdevice isdesigned foropen drain\napplications, thedevice canalso translate push-pull CMOS logic outputs.\n8.2 Functional Block Diagram\nBGate BiasOne\nshotT2 T1VCCA VCCB\nAGate Bias\nN2One-\nshot\nR1\n10kR2\n10kOne\nshotOne-\nshot\n17TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Architecture\nThe TXS0101 architecture (see Figure 10)does notrequire adirection-control signal tocontrol thedirection of\ndata flow from AtoBorfrom BtoA.\nFigure 10.Architecture ofaTXS01xx Cell\nEach A-port I/Ohasaninternal 10kΩpullup resistor toVCCA,andeach B-port I/Ohasaninternal 10kΩpullup\nresistor toVCCB.Theoutput one-shots detect rising edges ontheAorBports. During arising edge, theone-shot\nturns onthePMOS transistors (T1,T2) forashort duration, which speeds upthelow-to-high transition.\n8.3.2 Input Driver Requirements\nThe falltime (tfA,tfB)ofasignal depends ontheoutput impedance oftheexternal device driving thedata I/Os of\ntheTXS0101. Similarly, thetPHLandmax data rates also depend ontheoutput impedance oftheexternal driver.\nThe values fortfA,tfB,tPHL,andmaximum data rates inthedata sheet assume thattheoutput impedance ofthe\nexternal driver isless than 50Ω.\n8.3.3 Power Up\nDuring operation, ensure that VCCA≤VCCBatalltimes. During power-up sequencing, VCCA≥VCCBdoes not\ndamage thedevice, soanypower supply canberamped upfirst.\n8.3.4 Enable andDisable\nThe TXS0101 hasanOEinput thatisused todisable thedevice bysetting OElow, which places allI/Os inthe\nHi-Z state. The disable time (tdis)indicates thedelay between thetime when OEgoes lowandwhen theoutputs\nactually getdisabled (Hi-Z). The enable time (ten)indicates theamount oftime theuser must allow fortheone-\nshot circuitry tobecome operational after OEistaken high.\n8.3.5 Pullup orPulldown Resistors onI/OLines\nEach A-port I/Ohasaninternal 10kΩpullup resistor toVCCA,andeach B-port I/Ohasaninternal 10kΩpullup\nresistor toVCCB.Ifasmaller value ofpullup resistor isrequired, anexternal resistor must beadded from theI/O\ntoVCCAorVCCB(inparallel with theinternal 10kΩresistors).\n8.4 Device Functional Modes\nThe TXS0101 device hastwofunctional modes, enabled and disabled. Todisable thedevice settheOEinput\nlow, which places allI/Os inahigh impedance state. Setting theOEinput high willenable thedevice.\nData\nGND GND GNDDataVCCA VCCB\nOE3.3 V 1.8 V\n1.8-V\nSystem\nController\nA B3.3-V\nSystem\n18TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TXS0101 can beused inlevel-translation applications forinterfacing devices orsystems operating at\ndifferent interface voltages with one another. The TXS0101 isideal foruseinapplications where anopen-drain\ndriver isconnected tothedata I/Os. The TXB0101 canalso beused inapplications where apush-pull driver is\nconnected tothedata I/Os, buttheTXB0102 might beabetter option forsuch push-pull applications.\n9.2 Typical Application\nFigure 11.Typical Application Schematic\n9.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 1.\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 1.65 to3.6V\nOutput voltage range 2.3to5.5V\n9.2.2 Detailed Design Procedure\nTobegin thedesign process, determine thefollowing:\n•Input voltage range\n–Use thesupply voltage ofthedevice that isdriving theTXS0101 device todetermine theinput voltage\nrange. Foravalid logic high thevalue must exceed theVIHoftheinput port. Foravalid logic lowthevalue\nmust beless than theVILoftheinput port.\n•Output voltage range\n–Use thesupply voltage ofthedevice that theTXS0101 device isdriving todetermine theoutput voltage\nrange.\n–The TXS0101 device has10kΩinternal pullup resistors. External pullup resistors canbeadded toreduce\nthetotal RCofasignal trace ifnecessary.\n2 V/div\n2 V5 V\n10 ns/div\n19TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated•Anexternal pulldown resistor decreases theoutput VOHand VOL.Use Equation 1tocalculate theVOHasa\nresult ofanexternal pulldown resistor.\nVOH=VCCx×RPD/(RPD+10kΩ)\nwhere\n•VCCxisthesupply voltage oneither VCCAorVCCB\n•RPDisthevalue oftheexternal pulldown resistor (1)\n9.2.3 Application Curve\nVCCA=1.8V VCCB=5V\nFigure 12.Level-Translation ofa2.5-MHz Signal\nGND\nBVCCBLEGEND\nVIA to Power Plane\nVIA to GND Plane (Inner Layer)Polygonal Copper Pour\nVCCA1\n2\n3AKeep OE low until V CCA and  V CCB \nare powered up6\n5\n4Bypass CapacitorBypass Capacitor\nOETXS0101V\nCCA\nTo/From \nController/SystemTo/From \nController/System\n20TXS0101\nSCES638D –OCTOBER 2007 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated10Power Supply Recommendations\nThe TXS0101 device uses two separate configurable power-supply rails, VCCAand VCCB.VCCBaccepts any\nsupply voltage from 2.3Vto5.5Vand VCCAaccepts anysupply voltage from 1.65 Vto3.6Vaslong asVsis\nless than orequal toVCCB.The Aport andBport aredesigned totrack VCCAandVCCBrespectively allowing for\nlowvoltage bidirectional translation between anyofthe1.8V,2.5V,3.3V,and5Vvoltage nodes.\nTheTXS0101 device does notrequire power sequencing between VCCAandVCCBduring power-up sothepower-\nsupply rails canberamped inanyorder. AVCCAvalue greater than orequal toVCCB(VCCA≥VCCB)does not\ndamage thedevice, butduring operation, VCCAmust beless than orequal toVCCB(VCCA≤VCCB)atalltimes.\nThe output-enable (OE) input circuit isdesigned sothatitissupplied byVCCAandwhen the(OE) input islow, all\noutputs areplaced inthehigh-impedance state. Toensure thehigh-impedance state oftheoutputs during power\nuporpower down, theOEinput pinmust betiedtoGND through apulldown resistor andmust notbeenabled\nuntil VCCAand VCCBarefully ramped and stable. The minimum value ofthepulldown resistor toground is\ndetermined bythecurrent-sourcing capability ofthedriver.\n11Layout\n11.1 Layout Guidelines\nToensure reliability ofthedevice, following common printed-circuit board layout guidelines isrecommended.\n•Bypass capacitors should beused onpower supplies.\n•Short trace lengths should beused toavoid excessive loading.\n•PCB signal trace-lengths must bekept short enough sothattheround-trip delay ofanyreflection isless than\ntheone shot duration, approximately 30ns,ensuring that any reflection encounters lowimpedance atthe\nsource driver.\n•Placing pads onthesignal paths forloading capacitors orpullup resistors tohelp adjust riseandfalltimes of\nsignals depending onthesystem requirements\n11.2 Layout Example\nFigure 13.Typical Layout ofTXS0101\n21TXS0101\nwww.ti.com SCES638D –OCTOBER 2007 –REVISED JUNE 2017\nProduct Folder Links: TXS0101Submit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•AGuide toVoltage Translation With TXS-Type Translators ,SCEA044\n•Introduction toLogic ,SLVA700\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nNanoFree, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTXS0101DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (NFFF, NFFR)Samples\nTXS0101DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (NFFF, NFFR)Samples\nTXS0101DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 NFFRSamples\nTXS0101DCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2GOSamples\nTXS0101DCKT ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2GOSamples\nTXS0101DRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 85 2GRSamples\nTXS0101YZPR ACTIVE DSBGA YZP 63000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 2GNSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTXS0101DBVR SOT-23 DBV 63000 180.0 8.43.233.171.374.08.0 Q3\nTXS0101DBVT SOT-23 DBV 6250 180.0 8.43.233.171.374.08.0 Q3\nTXS0101DCKR SC70 DCK 63000 179.0 8.42.22.51.24.08.0 Q3\nTXS0101DCKT SC70 DCK 6250 179.0 8.42.22.51.24.08.0 Q3\nTXS0101DRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nTXS0101YZPR DSBGA YZP 63000 178.0 9.21.021.520.634.08.0 Q1\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTXS0101DBVR SOT-23 DBV 63000 202.0 201.0 28.0\nTXS0101DBVT SOT-23 DBV 6250 202.0 201.0 28.0\nTXS0101DCKR SC70 DCK 63000 200.0 183.0 25.0\nTXS0101DCKT SC70 DCK 6250 200.0 183.0 25.0\nTXS0101DRLR SOT-5X3 DRL 64000 202.0 201.0 28.0\nTXS0101YZPR DSBGA YZP 63000 220.0 220.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nwww.ti.comPACKAGE OUTLINE\nC 0.5 MAX\n0.19\n0.15\n1\nTYP0.5 TYP\n6X 0.250.210.5\nTYPB EA\nD\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.\n3. NanoFree\nTM package configuration.NanoFree Is a trademark of Texas Instruments.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP 0.05 C\nB\nA\n1 2\n0.015 C A BSYMM\nSYMM CSCALE  9.000\nD: Max = \nE: Max = 1.418 mm, Min = \n0.918 mm, Min = 1.358 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X ( ) 0.225(0.5) TYP\n(0.5) TYP\n( )\nMETAL0.225 0.05 MAX\nSOLDER MASK\nOPENINGMETAL\nUNDERMASK\n(\n)\nSOLDER MASKOPENING0.2250.05 MIN\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n6X ( 0.25)(R ) TYP 0.05\nMETAL\nTYP\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TXS0101DCKR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCA (A-port supply voltage): 1.65 V to 3.6 V
  - VCCB (B-port supply voltage): 2.3 V to 5.5 V
- **Current Ratings:**
  - Continuous output current: ±50 mA
  - Continuous current through VCCA, VCCB, or GND: ±100 mA
- **Power Consumption:**
  - Icc (Supply current): 2.4 µA (typical at VCCA = 3.6 V, VCCB = 5.5 V)
- **Operating Temperature Range:**
  - -40 °C to 85 °C
- **Package Type:**
  - SC70 (6 pins)
- **Special Features:**
  - Bidirectional level shifting with auto-direction sensing
  - Integrated 10 kΩ pull-up resistors for open-drain applications
  - No direction-control signal needed
  - Maximum data rates: 24 Mbps (Push-Pull), 2 Mbps (Open Drain)
  - VCC isolation feature: If either VCC input is at GND, both ports are in high-impedance state
  - No power-supply sequencing required
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **TXS0101DCKR** is a 1-bit bidirectional level-shifting voltage-level translator designed for interfacing devices operating at different voltage levels. It features two separate configurable power-supply rails, allowing for low-voltage bidirectional translation between various voltage nodes (1.8V, 2.5V, 3.3V, and 5V). The device is particularly useful in applications where open-drain drivers are connected to the data I/Os, but it can also accommodate push-pull CMOS logic outputs.

#### Typical Applications:
- **Mobile Devices:** Handsets, smartphones, and tablets where different voltage levels need to be interfaced.
- **Computers:** Desktop PCs that require level translation between components operating at different voltage levels.
- **Consumer Electronics:** Any application requiring communication between devices with differing voltage levels, such as sensors and microcontrollers.
- **Embedded Systems:** Used in microcontroller-based designs where multiple voltage domains are present.

This component is ideal for applications that require reliable communication between devices with different logic levels, ensuring compatibility and functionality across various systems.