<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Mar 04 16:58:36 2017" VIVADOVERSION="2016.2">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:zed:part0:1.3" DEVICE="7z020" NAME="delay_module" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="delay_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_delay_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="delay_0" PORT="delay_axi_aclk"/>
        <CONNECTION INSTANCE="TDC_TO_DELAY_0" PORT="clk"/>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="delay_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_delay_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="delay_0" PORT="delay_axi_aresetn"/>
        <CONNECTION INSTANCE="TDC_TO_DELAY_0" PORT="resetn"/>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="DELAY_AXI_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="DELAY_AXI_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="DELAY_AXI_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="DELAY_AXI_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="DELAY_AXI_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="DELAY_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="DELAY_AXI_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="DELAY_AXI_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DELAY_AXI_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DELAY_AXI_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="DELAY_AXI_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="5" NAME="DELAY_AXI_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="DELAY_AXI_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="DELAY_AXI_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="DELAY_AXI_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="DELAY_AXI_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DELAY_AXI_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DELAY_AXI_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="DELAY_AXI_rready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="21" NAME="timedata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_timedata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_TO_DELAY_0" PORT="timedata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_flag" SIGIS="undef" SIGNAME="External_Ports_data_flag">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_TO_DELAY_0" PORT="data_flag"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tstart" SIGIS="undef" SIGNAME="DELAY_OUT_0_tstart">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="tstart"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="out_1" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="out_2" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="out_3" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="out_4" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1" SIGIS="undef" SIGNAME="DELAY_OUT_0_ch1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="ch1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="tstart_count" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tstart_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DELAY_OUT_0" PORT="tstart_count"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_DELAY_AXI" DATAWIDTH="32" NAME="DELAY_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="delay_module_delay_axi_aclk"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="DELAY_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="DELAY_AXI_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="DELAY_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="DELAY_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="DELAY_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="DELAY_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="DELAY_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="DELAY_AXI_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="DELAY_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="DELAY_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="DELAY_AXI_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="DELAY_AXI_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="DELAY_AXI_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="DELAY_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="DELAY_AXI_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="DELAY_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="DELAY_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="DELAY_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="DELAY_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/DELAY_OUT_0" HWVERSION="1.0" INSTANCE="DELAY_OUT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DELAY_OUT" VLNV="xilinx.com:user:DELAY_OUT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="delay_module_DELAY_OUT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_delay_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_delay_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tstart_count" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tstart_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tstart_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init" SIGIS="undef" SIGNAME="delay_0_init_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="init_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tdc_data_flag" SIGIS="undef" SIGNAME="TDC_TO_DELAY_0_data_out_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_TO_DELAY_0" PORT="data_out_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="tdc_data" RIGHT="0" SIGIS="undef" SIGNAME="TDC_TO_DELAY_0_delaydata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_TO_DELAY_0" PORT="delaydata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="cycle" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_tstart_cycle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="tstart_cycle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="tstart_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_tstart_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="tstart_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="delay_1" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_1_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_1_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="out_1_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_1_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_1_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="delay_2" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_2_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_2_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="out_2_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_2_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_2_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="delay_3" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_3_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_3_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="out_3_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_3_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_3_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="delay_4" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_4_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_4_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="out_4_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_4_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_0" PORT="out_4_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tstart" SIGIS="undef" SIGNAME="DELAY_OUT_0_tstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tstart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_1" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_2" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_3" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_4" SIGIS="undef" SIGNAME="DELAY_OUT_0_out_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="out_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1" SIGIS="undef" SIGNAME="DELAY_OUT_0_ch1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ch1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/TDC_TO_DELAY_0" HWVERSION="1.0" INSTANCE="TDC_TO_DELAY_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TDC_TO_DELAY" VLNV="xilinx.com:user:TDC_TO_DELAY:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="delay_module_TDC_TO_DELAY_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_delay_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_delay_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="timedata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_timedata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="timedata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_flag" SIGIS="undef" SIGNAME="External_Ports_data_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_flag" SIGIS="undef" SIGNAME="TDC_TO_DELAY_0_data_out_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="tdc_data_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="delaydata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_TO_DELAY_0_delaydata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="tdc_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/delay_0" HWVERSION="1.0" INSTANCE="delay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="delay" VLNV="xilinx.com:user:delay:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_DELAY_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DELAY_AXI_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_DELAY_AXI_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_DELAY_AXI_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_module_delay_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="14" NAME="out_1_delay" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_1_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="delay_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="out_2_delay" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_2_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="delay_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="out_3_delay" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_3_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="delay_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="out_4_delay" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_4_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="delay_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="out_1_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_1_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_1_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="out_2_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_2_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_2_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="out_3_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_3_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_3_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="out_4_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_out_4_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="out_4_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="tstart_cycle" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_tstart_cycle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="cycle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="tstart_width" RIGHT="0" SIGIS="undef" SIGNAME="delay_0_tstart_width">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="tstart_width"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_wr" SIGIS="undef" SIGNAME="delay_0_init_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAY_OUT_0" PORT="init"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="delay_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="delay_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="delay_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="delay_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="delay_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="delay_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="delay_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="delay_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="delay_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="delay_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="delay_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="delay_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="delay_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="delay_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="delay_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="delay_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="delay_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="delay_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="delay_axi_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="delay_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_delay_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="delay_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_delay_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_DELAY_AXI" DATAWIDTH="32" NAME="DELAY_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="16"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="delay_module_delay_axi_aclk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="delay_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="delay_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="delay_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="delay_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="delay_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="delay_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="delay_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="delay_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="delay_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="delay_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="delay_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="delay_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="delay_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="delay_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="delay_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="delay_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="delay_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="delay_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="delay_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
