{
  "module_name": "tegra30_ahub.h",
  "hash_id": "17b60647260c9c18053d709b23ce6c9e2eecd83f0eade5e2167b72b7a90aecd1",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra30_ahub.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA30_AHUB_H__\n#define __TEGRA30_AHUB_H__\n\n \n\n#define TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT\t28\n#define TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US\t0xf\n#define TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK\t(TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US << TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT)\n\n#define TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT\t24\n#define TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US\t0x3f\n#define TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK\t(TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_MASK_US << TEGRA124_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT)\n\n \n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT\t24\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US\t7\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK\t(TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US << TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT)\n\n \n#define TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT\t20\n#define TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US\t0xf\n#define TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK\t(TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_MASK_US << TEGRA124_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT)\n\n \n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT\t16\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US\t7\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK\t(TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US << TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT)\n\n \n#define TEGRA124_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT\t16\n#define TEGRA124_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US\t0xf\n#define TEGRA124_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK\t(TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_MASK_US << TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT)\n\n#define TEGRA30_AUDIOCIF_BITS_4\t\t\t\t0\n#define TEGRA30_AUDIOCIF_BITS_8\t\t\t\t1\n#define TEGRA30_AUDIOCIF_BITS_12\t\t\t2\n#define TEGRA30_AUDIOCIF_BITS_16\t\t\t3\n#define TEGRA30_AUDIOCIF_BITS_20\t\t\t4\n#define TEGRA30_AUDIOCIF_BITS_24\t\t\t5\n#define TEGRA30_AUDIOCIF_BITS_28\t\t\t6\n#define TEGRA30_AUDIOCIF_BITS_32\t\t\t7\n\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT\t\t12\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_MASK\t\t(7                        << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_4\t\t(TEGRA30_AUDIOCIF_BITS_4  << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_8\t\t(TEGRA30_AUDIOCIF_BITS_8  << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_12\t\t(TEGRA30_AUDIOCIF_BITS_12 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_16\t\t(TEGRA30_AUDIOCIF_BITS_16 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_20\t\t(TEGRA30_AUDIOCIF_BITS_20 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_24\t\t(TEGRA30_AUDIOCIF_BITS_24 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_28\t\t(TEGRA30_AUDIOCIF_BITS_28 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_32\t\t(TEGRA30_AUDIOCIF_BITS_32 << TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_SHIFT)\n\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT\t\t8\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_MASK\t\t(7                        << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_4\t\t(TEGRA30_AUDIOCIF_BITS_4  << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_8\t\t(TEGRA30_AUDIOCIF_BITS_8  << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_12\t\t(TEGRA30_AUDIOCIF_BITS_12 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_16\t\t(TEGRA30_AUDIOCIF_BITS_16 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_20\t\t(TEGRA30_AUDIOCIF_BITS_20 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_24\t\t(TEGRA30_AUDIOCIF_BITS_24 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_28\t\t(TEGRA30_AUDIOCIF_BITS_28 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_32\t\t(TEGRA30_AUDIOCIF_BITS_32 << TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_SHIFT)\n\n#define TEGRA30_AUDIOCIF_EXPAND_ZERO\t\t\t0\n#define TEGRA30_AUDIOCIF_EXPAND_ONE\t\t\t1\n#define TEGRA30_AUDIOCIF_EXPAND_LFSR\t\t\t2\n\n#define TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT\t\t6\n#define TEGRA30_AUDIOCIF_CTRL_EXPAND_MASK\t\t(3                            << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_EXPAND_ZERO\t\t(TEGRA30_AUDIOCIF_EXPAND_ZERO << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_EXPAND_ONE\t\t(TEGRA30_AUDIOCIF_EXPAND_ONE  << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_EXPAND_LFSR\t\t(TEGRA30_AUDIOCIF_EXPAND_LFSR << TEGRA30_AUDIOCIF_CTRL_EXPAND_SHIFT)\n\n#define TEGRA30_AUDIOCIF_STEREO_CONV_CH0\t\t0\n#define TEGRA30_AUDIOCIF_STEREO_CONV_CH1\t\t1\n#define TEGRA30_AUDIOCIF_STEREO_CONV_AVG\t\t2\n\n#define TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT\t\t4\n#define TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_MASK\t\t(3                                << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_CH0\t\t(TEGRA30_AUDIOCIF_STEREO_CONV_CH0 << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_CH1\t\t(TEGRA30_AUDIOCIF_STEREO_CONV_CH1 << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_AVG\t\t(TEGRA30_AUDIOCIF_STEREO_CONV_AVG << TEGRA30_AUDIOCIF_CTRL_STEREO_CONV_SHIFT)\n\n#define TEGRA30_AUDIOCIF_CTRL_REPLICATE_SHIFT\t\t3\n\n#define TEGRA30_AUDIOCIF_DIRECTION_TX\t\t\t0\n#define TEGRA30_AUDIOCIF_DIRECTION_RX\t\t\t1\n\n#define TEGRA30_AUDIOCIF_CTRL_DIRECTION_SHIFT\t\t2\n#define TEGRA30_AUDIOCIF_CTRL_DIRECTION_MASK\t\t(1                             << TEGRA30_AUDIOCIF_CTRL_DIRECTION_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_DIRECTION_TX\t\t(TEGRA30_AUDIOCIF_DIRECTION_TX << TEGRA30_AUDIOCIF_CTRL_DIRECTION_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_DIRECTION_RX\t\t(TEGRA30_AUDIOCIF_DIRECTION_RX << TEGRA30_AUDIOCIF_CTRL_DIRECTION_SHIFT)\n\n#define TEGRA30_AUDIOCIF_TRUNCATE_ROUND\t\t\t0\n#define TEGRA30_AUDIOCIF_TRUNCATE_CHOP\t\t\t1\n\n#define TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT\t\t1\n#define TEGRA30_AUDIOCIF_CTRL_TRUNCATE_MASK\t\t(1                               << TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_TRUNCATE_ROUND\t\t(TEGRA30_AUDIOCIF_TRUNCATE_ROUND << TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_TRUNCATE_CHOP\t\t(TEGRA30_AUDIOCIF_TRUNCATE_CHOP  << TEGRA30_AUDIOCIF_CTRL_TRUNCATE_SHIFT)\n\n#define TEGRA30_AUDIOCIF_MONO_CONV_ZERO\t\t\t0\n#define TEGRA30_AUDIOCIF_MONO_CONV_COPY\t\t\t1\n\n#define TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT\t\t0\n#define TEGRA30_AUDIOCIF_CTRL_MONO_CONV_MASK\t\t(1                               << TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_MONO_CONV_ZERO\t\t(TEGRA30_AUDIOCIF_MONO_CONV_ZERO << TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT)\n#define TEGRA30_AUDIOCIF_CTRL_MONO_CONV_COPY\t\t(TEGRA30_AUDIOCIF_MONO_CONV_COPY << TEGRA30_AUDIOCIF_CTRL_MONO_CONV_SHIFT)\n\n \n\n \n\n#define TEGRA30_AHUB_CHANNEL_CTRL\t\t\t0x0\n#define TEGRA30_AHUB_CHANNEL_CTRL_STRIDE\t\t0x20\n#define TEGRA30_AHUB_CHANNEL_CTRL_COUNT\t\t\t4\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_EN\t\t\t(1 << 31)\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_EN\t\t\t(1 << 30)\n#define TEGRA30_AHUB_CHANNEL_CTRL_LOOPBACK\t\t(1 << 29)\n\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_SHIFT\t16\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK_US\t0xff\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK\t(TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_SHIFT)\n\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_SHIFT\t8\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK_US\t0xff\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK\t(TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_SHIFT)\n\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_EN\t\t(1 << 6)\n\n#define TEGRA30_PACK_8_4\t\t\t\t2\n#define TEGRA30_PACK_16\t\t\t\t\t3\n\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT\t\t4\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK_US\t3\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK\t\t(TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT)\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_8_4\t\t(TEGRA30_PACK_8_4                          << TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT)\n#define TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_16\t\t(TEGRA30_PACK_16                           << TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_SHIFT)\n\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_EN\t\t(1 << 2)\n\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT\t\t0\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK_US\t3\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK\t\t(TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK_US << TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT)\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_8_4\t\t(TEGRA30_PACK_8_4                          << TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT)\n#define TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_16\t\t(TEGRA30_PACK_16                           << TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_SHIFT)\n\n \n\n#define TEGRA30_AHUB_CHANNEL_CLEAR\t\t\t0x4\n#define TEGRA30_AHUB_CHANNEL_CLEAR_STRIDE\t\t0x20\n#define TEGRA30_AHUB_CHANNEL_CLEAR_COUNT\t\t4\n#define TEGRA30_AHUB_CHANNEL_CLEAR_TX_SOFT_RESET\t(1 << 31)\n#define TEGRA30_AHUB_CHANNEL_CLEAR_RX_SOFT_RESET\t(1 << 30)\n\n \n\n#define TEGRA30_AHUB_CHANNEL_STATUS\t\t\t0x8\n#define TEGRA30_AHUB_CHANNEL_STATUS_STRIDE\t\t0x20\n#define TEGRA30_AHUB_CHANNEL_STATUS_COUNT\t\t4\n#define TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_SHIFT\t24\n#define TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_MASK_US\t0xff\n#define TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_MASK\t(TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_MASK_US << TEGRA30_AHUB_CHANNEL_STATUS_TX_FREE_SHIFT)\n#define TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_SHIFT\t16\n#define TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_MASK_US\t0xff\n#define TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_MASK\t(TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_MASK_US << TEGRA30_AHUB_CHANNEL_STATUS_RX_FREE_SHIFT)\n#define TEGRA30_AHUB_CHANNEL_STATUS_TX_TRIG\t\t(1 << 1)\n#define TEGRA30_AHUB_CHANNEL_STATUS_RX_TRIG\t\t(1 << 0)\n\n \n\n#define TEGRA30_AHUB_CHANNEL_TXFIFO\t\t\t0xc\n#define TEGRA30_AHUB_CHANNEL_TXFIFO_STRIDE\t\t0x20\n#define TEGRA30_AHUB_CHANNEL_TXFIFO_COUNT\t\t4\n\n \n\n#define TEGRA30_AHUB_CHANNEL_RXFIFO\t\t\t0x10\n#define TEGRA30_AHUB_CHANNEL_RXFIFO_STRIDE\t\t0x20\n#define TEGRA30_AHUB_CHANNEL_RXFIFO_COUNT\t\t4\n\n \n\n#define TEGRA30_AHUB_CIF_TX_CTRL\t\t\t0x14\n#define TEGRA30_AHUB_CIF_TX_CTRL_STRIDE\t\t\t0x20\n#define TEGRA30_AHUB_CIF_TX_CTRL_COUNT\t\t\t4\n \n\n \n\n#define TEGRA30_AHUB_CIF_RX_CTRL\t\t\t0x18\n#define TEGRA30_AHUB_CIF_RX_CTRL_STRIDE\t\t\t0x20\n#define TEGRA30_AHUB_CIF_RX_CTRL_COUNT\t\t\t4\n \n\n \n\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL\t\t\t\t\t0x80\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_SHIFT\t28\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_MASK_US\t0xf\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_MASK\t\t(TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_MASK_US << TEGRA30_AHUB_CONFIG_LINK_CTRL_MASTER_FIFO_FULL_CNT_SHIFT)\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_SHIFT\t\t\t16\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_MASK_US\t\t0xfff\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_MASK\t\t\t(TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_MASK_US << TEGRA30_AHUB_CONFIG_LINK_CTRL_TIMEOUT_CNT_SHIFT)\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_SHIFT\t\t\t4\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_MASK_US\t\t\t0xfff\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_MASK\t\t\t(TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_MASK_US << TEGRA30_AHUB_CONFIG_LINK_CTRL_IDLE_CNT_SHIFT)\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_CG_EN\t\t\t\t(1 << 2)\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_CLEAR_TIMEOUT_CNTR\t\t(1 << 1)\n#define TEGRA30_AHUB_CONFIG_LINK_CTRL_SOFT_RESET\t\t\t(1 << 0)\n\n \n\n#define TEGRA30_AHUB_MISC_CTRL\t\t\t\t0x84\n#define TEGRA30_AHUB_MISC_CTRL_AUDIO_ACTIVE\t\t(1 << 31)\n#define TEGRA30_AHUB_MISC_CTRL_AUDIO_CG_EN\t\t(1 << 8)\n#define TEGRA30_AHUB_MISC_CTRL_AUDIO_OBS_SEL_SHIFT\t0\n#define TEGRA30_AHUB_MISC_CTRL_AUDIO_OBS_SEL_MASK\t(0x1f << TEGRA30_AHUB_MISC_CTRL_AUDIO_OBS_SEL_SHIFT)\n\n \n\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS\t\t\t\t0x88\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_CIF_FIFO_FULL\t(1 << 31)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_CIF_FIFO_FULL\t(1 << 30)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_CIF_FIFO_FULL\t(1 << 29)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_CIF_FIFO_FULL\t(1 << 28)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_CIF_FIFO_FULL\t(1 << 27)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_CIF_FIFO_FULL\t(1 << 26)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_CIF_FIFO_FULL\t(1 << 25)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_CIF_FIFO_FULL\t(1 << 24)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_CIF_FIFO_EMPTY\t(1 << 23)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_CIF_FIFO_EMPTY\t(1 << 22)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_CIF_FIFO_EMPTY\t(1 << 21)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_CIF_FIFO_EMPTY\t(1 << 20)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_CIF_FIFO_EMPTY\t(1 << 19)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_CIF_FIFO_EMPTY\t(1 << 18)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_CIF_FIFO_EMPTY\t(1 << 17)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_CIF_FIFO_EMPTY\t(1 << 16)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_DMA_FIFO_FULL\t(1 << 15)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_DMA_FIFO_FULL\t(1 << 14)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_DMA_FIFO_FULL\t(1 << 13)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_DMA_FIFO_FULL\t(1 << 12)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_DMA_FIFO_FULL\t(1 << 11)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_DMA_FIFO_FULL\t(1 << 10)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_DMA_FIFO_FULL\t(1 << 9)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_DMA_FIFO_FULL\t(1 << 8)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_RX_DMA_FIFO_EMPTY\t(1 << 7)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH3_TX_DMA_FIFO_EMPTY\t(1 << 6)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_RX_DMA_FIFO_EMPTY\t(1 << 5)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH2_TX_DMA_FIFO_EMPTY\t(1 << 4)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_RX_DMA_FIFO_EMPTY\t(1 << 3)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH1_TX_DMA_FIFO_EMPTY\t(1 << 2)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_RX_DMA_FIFO_EMPTY\t(1 << 1)\n#define TEGRA30_AHUB_APBDMA_LIVE_STATUS_CH0_TX_DMA_FIFO_EMPTY\t(1 << 0)\n\n \n\n#define TEGRA30_AHUB_I2S_LIVE_STATUS\t\t\t\t0x8c\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_RX_FIFO_FULL\t\t(1 << 29)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_TX_FIFO_FULL\t\t(1 << 28)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_RX_FIFO_FULL\t\t(1 << 27)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_TX_FIFO_FULL\t\t(1 << 26)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_RX_FIFO_FULL\t\t(1 << 25)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_TX_FIFO_FULL\t\t(1 << 24)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_RX_FIFO_FULL\t\t(1 << 23)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_TX_FIFO_FULL\t\t(1 << 22)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_RX_FIFO_FULL\t\t(1 << 21)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_TX_FIFO_FULL\t\t(1 << 20)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_RX_FIFO_ENABLED\t(1 << 19)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_TX_FIFO_ENABLED\t(1 << 18)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_RX_FIFO_ENABLED\t(1 << 17)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_TX_FIFO_ENABLED\t(1 << 16)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_RX_FIFO_ENABLED\t(1 << 15)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_TX_FIFO_ENABLED\t(1 << 14)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_RX_FIFO_ENABLED\t(1 << 13)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_TX_FIFO_ENABLED\t(1 << 12)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_RX_FIFO_ENABLED\t(1 << 11)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_TX_FIFO_ENABLED\t(1 << 10)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_RX_FIFO_EMPTY\t\t(1 << 9)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S4_TX_FIFO_EMPTY\t\t(1 << 8)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_RX_FIFO_EMPTY\t\t(1 << 7)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S3_TX_FIFO_EMPTY\t\t(1 << 6)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_RX_FIFO_EMPTY\t\t(1 << 5)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S2_TX_FIFO_EMPTY\t\t(1 << 4)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_RX_FIFO_EMPTY\t\t(1 << 3)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S1_TX_FIFO_EMPTY\t\t(1 << 2)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_RX_FIFO_EMPTY\t\t(1 << 1)\n#define TEGRA30_AHUB_I2S_LIVE_STATUS_I2S0_TX_FIFO_EMPTY\t\t(1 << 0)\n\n \n\n#define TEGRA30_AHUB_DAM_LIVE_STATUS\t\t\t\t0x90\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_STRIDE\t\t\t0x8\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_COUNT\t\t\t3\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_TX_ENABLED\t\t\t(1 << 26)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_RX1_ENABLED\t\t(1 << 25)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_RX0_ENABLED\t\t(1 << 24)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_TXFIFO_FULL\t\t(1 << 15)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_RX1FIFO_FULL\t\t(1 << 9)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_RX0FIFO_FULL\t\t(1 << 8)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_TXFIFO_EMPTY\t\t(1 << 7)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_RX1FIFO_EMPTY\t\t(1 << 1)\n#define TEGRA30_AHUB_DAM_LIVE_STATUS_RX0FIFO_EMPTY\t\t(1 << 0)\n\n \n\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS\t\t\t\t0xa8\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_TX_ENABLED\t\t(1 << 11)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_RX_ENABLED\t\t(1 << 10)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_TX_ENABLED\t\t(1 << 9)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_RX_ENABLED\t\t(1 << 8)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_TXFIFO_FULL\t\t(1 << 7)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_RXFIFO_FULL\t\t(1 << 6)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_TXFIFO_FULL\t\t(1 << 5)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_RXFIFO_FULL\t\t(1 << 4)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_TXFIFO_EMPTY\t(1 << 3)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_USER_RXFIFO_EMPTY\t(1 << 2)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_TXFIFO_EMPTY\t(1 << 1)\n#define TEGRA30_AHUB_SPDIF_LIVE_STATUS_DATA_RXFIFO_EMPTY\t(1 << 0)\n\n \n\n#define TEGRA30_AHUB_I2S_INT_MASK\t\t\t\t0xb0\n\n \n\n#define TEGRA30_AHUB_DAM_INT_MASK\t\t\t\t0xb4\n\n \n\n#define TEGRA30_AHUB_SPDIF_INT_MASK\t\t\t\t0xbc\n\n \n\n#define TEGRA30_AHUB_APBIF_INT_MASK\t\t\t\t0xc0\n\n \n\n#define TEGRA30_AHUB_I2S_INT_STATUS\t\t\t\t0xc8\n\n \n\n#define TEGRA30_AHUB_DAM_INT_STATUS\t\t\t\t0xcc\n\n \n\n#define TEGRA30_AHUB_SPDIF_INT_STATUS\t\t\t\t0xd4\n\n \n\n#define TEGRA30_AHUB_APBIF_INT_STATUS\t\t\t\t0xd8\n\n \n\n#define TEGRA30_AHUB_I2S_INT_SOURCE\t\t\t\t0xe0\n\n \n\n#define TEGRA30_AHUB_DAM_INT_SOURCE\t\t\t\t0xe4\n\n \n\n#define TEGRA30_AHUB_SPDIF_INT_SOURCE\t\t\t\t0xec\n\n \n\n#define TEGRA30_AHUB_APBIF_INT_SOURCE\t\t\t\t0xf0\n\n \n\n#define TEGRA30_AHUB_I2S_INT_SET\t\t\t\t0xf8\n\n \n\n#define TEGRA30_AHUB_DAM_INT_SET\t\t\t\t0xfc\n\n \n\n#define TEGRA30_AHUB_SPDIF_INT_SET\t\t\t\t0x100\n\n \n\n#define TEGRA30_AHUB_APBIF_INT_SET\t\t\t\t0x104\n\n \n\n#define TEGRA30_AHUB_AUDIO_RX\t\t\t\t\t0x0\n#define TEGRA30_AHUB_AUDIO_RX_STRIDE\t\t\t\t0x4\n#define TEGRA30_AHUB_AUDIO_RX_COUNT\t\t\t\t17\n \n \n\n \n\nenum tegra30_ahub_txcif {\n\tTEGRA30_AHUB_TXCIF_APBIF_TX0,\n\tTEGRA30_AHUB_TXCIF_APBIF_TX1,\n\tTEGRA30_AHUB_TXCIF_APBIF_TX2,\n\tTEGRA30_AHUB_TXCIF_APBIF_TX3,\n\tTEGRA30_AHUB_TXCIF_I2S0_TX0,\n\tTEGRA30_AHUB_TXCIF_I2S1_TX0,\n\tTEGRA30_AHUB_TXCIF_I2S2_TX0,\n\tTEGRA30_AHUB_TXCIF_I2S3_TX0,\n\tTEGRA30_AHUB_TXCIF_I2S4_TX0,\n\tTEGRA30_AHUB_TXCIF_DAM0_TX0,\n\tTEGRA30_AHUB_TXCIF_DAM1_TX0,\n\tTEGRA30_AHUB_TXCIF_DAM2_TX0,\n\tTEGRA30_AHUB_TXCIF_SPDIF_TX0,\n\tTEGRA30_AHUB_TXCIF_SPDIF_TX1,\n};\n\nenum tegra30_ahub_rxcif {\n\tTEGRA30_AHUB_RXCIF_APBIF_RX0,\n\tTEGRA30_AHUB_RXCIF_APBIF_RX1,\n\tTEGRA30_AHUB_RXcIF_APBIF_RX2,\n\tTEGRA30_AHUB_RXCIF_APBIF_RX3,\n\tTEGRA30_AHUB_RXCIF_I2S0_RX0,\n\tTEGRA30_AHUB_RXCIF_I2S1_RX0,\n\tTEGRA30_AHUB_RXCIF_I2S2_RX0,\n\tTEGRA30_AHUB_RXCIF_I2S3_RX0,\n\tTEGRA30_AHUB_RXCIF_I2S4_RX0,\n\tTEGRA30_AHUB_RXCIF_DAM0_RX0,\n\tTEGRA30_AHUB_RXCIF_DAM0_RX1,\n\tTEGRA30_AHUB_RXCIF_DAM1_RX0,\n\tTEGRA30_AHUB_RXCIF_DAM2_RX1,\n\tTEGRA30_AHUB_RXCIF_DAM3_RX0,\n\tTEGRA30_AHUB_RXCIF_DAM3_RX1,\n\tTEGRA30_AHUB_RXCIF_SPDIF_RX0,\n\tTEGRA30_AHUB_RXCIF_SPDIF_RX1,\n};\n\nextern int tegra30_ahub_allocate_rx_fifo(enum tegra30_ahub_rxcif *rxcif,\n\t\t\t\t\t char *dmachan, int dmachan_len,\n\t\t\t\t\t dma_addr_t *fiforeg);\nextern int tegra30_ahub_enable_rx_fifo(enum tegra30_ahub_rxcif rxcif);\nextern int tegra30_ahub_disable_rx_fifo(enum tegra30_ahub_rxcif rxcif);\nextern int tegra30_ahub_free_rx_fifo(enum tegra30_ahub_rxcif rxcif);\n\nextern int tegra30_ahub_allocate_tx_fifo(enum tegra30_ahub_txcif *txcif,\n\t\t\t\t\t char *dmachan, int dmachan_len,\n\t\t\t\t\t dma_addr_t *fiforeg);\nextern int tegra30_ahub_enable_tx_fifo(enum tegra30_ahub_txcif txcif);\nextern int tegra30_ahub_disable_tx_fifo(enum tegra30_ahub_txcif txcif);\nextern int tegra30_ahub_free_tx_fifo(enum tegra30_ahub_txcif txcif);\n\nextern int tegra30_ahub_set_rx_cif_source(enum tegra30_ahub_rxcif rxcif,\n\t\t\t\t\t  enum tegra30_ahub_txcif txcif);\nextern int tegra30_ahub_unset_rx_cif_source(enum tegra30_ahub_rxcif rxcif);\n\nstruct tegra30_ahub_cif_conf {\n\tunsigned int threshold;\n\tunsigned int audio_channels;\n\tunsigned int client_channels;\n\tunsigned int audio_bits;\n\tunsigned int client_bits;\n\tunsigned int expand;\n\tunsigned int stereo_conv;\n\tunsigned int replicate;\n\tunsigned int direction;\n\tunsigned int truncate;\n\tunsigned int mono_conv;\n};\n\nvoid tegra30_ahub_set_cif(struct regmap *regmap, unsigned int reg,\n\t\t\t  struct tegra30_ahub_cif_conf *conf);\nvoid tegra124_ahub_set_cif(struct regmap *regmap, unsigned int reg,\n\t\t\t   struct tegra30_ahub_cif_conf *conf);\n\nstruct tegra30_ahub_soc_data {\n\tunsigned int num_resets;\n\tvoid (*set_audio_cif)(struct regmap *regmap,\n\t\t\t      unsigned int reg,\n\t\t\t      struct tegra30_ahub_cif_conf *conf);\n\t \n};\n\nstruct tegra30_ahub {\n\tconst struct tegra30_ahub_soc_data *soc_data;\n\tstruct device *dev;\n\tstruct reset_control_bulk_data resets[21];\n\tunsigned int nresets;\n\tstruct clk_bulk_data clocks[2];\n\tunsigned int nclocks;\n\tresource_size_t apbif_addr;\n\tstruct regmap *regmap_apbif;\n\tstruct regmap *regmap_ahub;\n\tDECLARE_BITMAP(rx_usage, TEGRA30_AHUB_CHANNEL_CTRL_COUNT);\n\tDECLARE_BITMAP(tx_usage, TEGRA30_AHUB_CHANNEL_CTRL_COUNT);\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}