{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 19:33:48 2019 " "Info: Processing started: Thu May 16 19:33:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[24\] " "Warning: Node \"StoreControl:inst11\|Output\[24\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[25\] " "Warning: Node \"StoreControl:inst11\|Output\[25\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[26\] " "Warning: Node \"StoreControl:inst11\|Output\[26\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[27\] " "Warning: Node \"StoreControl:inst11\|Output\[27\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[28\] " "Warning: Node \"StoreControl:inst11\|Output\[28\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[29\] " "Warning: Node \"StoreControl:inst11\|Output\[29\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[30\] " "Warning: Node \"StoreControl:inst11\|Output\[30\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[31\] " "Warning: Node \"StoreControl:inst11\|Output\[31\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[0\] " "Warning: Node \"StoreControl:inst11\|Output\[0\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[1\] " "Warning: Node \"StoreControl:inst11\|Output\[1\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[2\] " "Warning: Node \"StoreControl:inst11\|Output\[2\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[3\] " "Warning: Node \"StoreControl:inst11\|Output\[3\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[4\] " "Warning: Node \"StoreControl:inst11\|Output\[4\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[5\] " "Warning: Node \"StoreControl:inst11\|Output\[5\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[6\] " "Warning: Node \"StoreControl:inst11\|Output\[6\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[7\] " "Warning: Node \"StoreControl:inst11\|Output\[7\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[16\] " "Warning: Node \"StoreControl:inst11\|Output\[16\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[17\] " "Warning: Node \"StoreControl:inst11\|Output\[17\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[18\] " "Warning: Node \"StoreControl:inst11\|Output\[18\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[19\] " "Warning: Node \"StoreControl:inst11\|Output\[19\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[20\] " "Warning: Node \"StoreControl:inst11\|Output\[20\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[21\] " "Warning: Node \"StoreControl:inst11\|Output\[21\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[22\] " "Warning: Node \"StoreControl:inst11\|Output\[22\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[23\] " "Warning: Node \"StoreControl:inst11\|Output\[23\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[24\] " "Warning: Node \"MUXMDR:inst16\|Out\[24\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[1\] " "Warning: Node \"MUXMDR:inst16\|Out\[1\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[2\] " "Warning: Node \"MUXMDR:inst16\|Out\[2\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[3\] " "Warning: Node \"MUXMDR:inst16\|Out\[3\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[4\] " "Warning: Node \"MUXMDR:inst16\|Out\[4\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[5\] " "Warning: Node \"MUXMDR:inst16\|Out\[5\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[6\] " "Warning: Node \"MUXMDR:inst16\|Out\[6\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[7\] " "Warning: Node \"MUXMDR:inst16\|Out\[7\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[25\] " "Warning: Node \"MUXMDR:inst16\|Out\[25\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[26\] " "Warning: Node \"MUXMDR:inst16\|Out\[26\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[27\] " "Warning: Node \"MUXMDR:inst16\|Out\[27\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[28\] " "Warning: Node \"MUXMDR:inst16\|Out\[28\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[29\] " "Warning: Node \"MUXMDR:inst16\|Out\[29\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[30\] " "Warning: Node \"MUXMDR:inst16\|Out\[30\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[31\] " "Warning: Node \"MUXMDR:inst16\|Out\[31\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[22\] " "Warning: Node \"MUXMDR:inst16\|Out\[22\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[8\] " "Warning: Node \"StoreControl:inst11\|Output\[8\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[9\] " "Warning: Node \"StoreControl:inst11\|Output\[9\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[10\] " "Warning: Node \"StoreControl:inst11\|Output\[10\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[11\] " "Warning: Node \"StoreControl:inst11\|Output\[11\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[12\] " "Warning: Node \"StoreControl:inst11\|Output\[12\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[13\] " "Warning: Node \"StoreControl:inst11\|Output\[13\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[14\] " "Warning: Node \"StoreControl:inst11\|Output\[14\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[15\] " "Warning: Node \"StoreControl:inst11\|Output\[15\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[0\] " "Warning: Node \"MUXMDR:inst16\|Out\[0\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[23\] " "Warning: Node \"MUXMDR:inst16\|Out\[23\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[20\] " "Warning: Node \"MUXMDR:inst16\|Out\[20\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[21\] " "Warning: Node \"MUXMDR:inst16\|Out\[21\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[18\] " "Warning: Node \"MUXMDR:inst16\|Out\[18\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[19\] " "Warning: Node \"MUXMDR:inst16\|Out\[19\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[16\] " "Warning: Node \"MUXMDR:inst16\|Out\[16\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[17\] " "Warning: Node \"MUXMDR:inst16\|Out\[17\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[14\] " "Warning: Node \"MUXMDR:inst16\|Out\[14\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[15\] " "Warning: Node \"MUXMDR:inst16\|Out\[15\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[12\] " "Warning: Node \"MUXMDR:inst16\|Out\[12\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[13\] " "Warning: Node \"MUXMDR:inst16\|Out\[13\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[10\] " "Warning: Node \"MUXMDR:inst16\|Out\[10\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[11\] " "Warning: Node \"MUXMDR:inst16\|Out\[11\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[8\] " "Warning: Node \"MUXMDR:inst16\|Out\[8\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[9\] " "Warning: Node \"MUXMDR:inst16\|Out\[9\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MUXMDR:inst16\|Mux32~0 " "Info: Detected gated clock \"MUXMDR:inst16\|Mux32~0\" as buffer" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MUXMDR:inst16\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|MDRMux\[0\] " "Info: Detected ripple clock \"Controler:inst31\|MDRMux\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|MDRMux\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|MDRMux\[1\] " "Info: Detected ripple clock \"Controler:inst31\|MDRMux\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|MDRMux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "StoreControl:inst11\|Decoder0~1 " "Info: Detected gated clock \"StoreControl:inst11\|Decoder0~1\" as buffer" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "StoreControl:inst11\|Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|StoreControl\[0\] " "Info: Detected ripple clock \"Controler:inst31\|StoreControl\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|StoreControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst31\|StoreControl\[1\] " "Info: Detected ripple clock \"Controler:inst31\|StoreControl\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst31\|StoreControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "StoreControl:inst11\|Decoder0~0 " "Info: Detected gated clock \"StoreControl:inst11\|Decoder0~0\" as buffer" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "StoreControl:inst11\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Controler:inst31\|ALUop\[0\] register Registrador:inst\|Saida\[5\] 96.22 MHz 10.393 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 96.22 MHz between source register \"Controler:inst31\|ALUop\[0\]\" and destination register \"Registrador:inst\|Saida\[5\]\" (period= 10.393 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.207 ns + Longest register register " "Info: + Longest register to register delay is 10.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controler:inst31\|ALUop\[0\] 1 REG LCFF_X18_Y17_N27 72 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N27; Fanout = 72; REG Node = 'Controler:inst31\|ALUop\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|ALUop[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.228 ns) 0.607 ns Ula32:ULA\|Mux63~0 2 COMB LCCOMB_X18_Y17_N10 33 " "Info: 2: + IC(0.379 ns) + CELL(0.228 ns) = 0.607 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 33; COMB Node = 'Ula32:ULA\|Mux63~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { Controler:inst31|ALUop[0] Ula32:ULA|Mux63~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.053 ns) 1.010 ns Ula32:ULA\|Mux61~0 3 COMB LCCOMB_X17_Y17_N0 4 " "Info: 3: + IC(0.350 ns) + CELL(0.053 ns) = 1.010 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 4; COMB Node = 'Ula32:ULA\|Mux61~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|Mux63~0 Ula32:ULA|Mux61~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.378 ns) 1.928 ns Ula32:ULA\|carry_temp\[3\]~81 4 COMB LCCOMB_X18_Y17_N4 5 " "Info: 4: + IC(0.540 ns) + CELL(0.378 ns) = 1.928 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~81'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[3]~81 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 2.215 ns Ula32:ULA\|carry_temp\[5\]~77 5 COMB LCCOMB_X18_Y17_N16 5 " "Info: 5: + IC(0.234 ns) + CELL(0.053 ns) = 2.215 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~77'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.053 ns) 2.864 ns Ula32:ULA\|carry_temp\[7\]~73 6 COMB LCCOMB_X18_Y16_N16 5 " "Info: 6: + IC(0.596 ns) + CELL(0.053 ns) = 2.864 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~73'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 3.140 ns Ula32:ULA\|carry_temp\[9\]~69 7 COMB LCCOMB_X18_Y16_N28 5 " "Info: 7: + IC(0.223 ns) + CELL(0.053 ns) = 3.140 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~69'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[9]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 3.572 ns Ula32:ULA\|carry_temp\[11\]~65 8 COMB LCCOMB_X18_Y16_N8 5 " "Info: 8: + IC(0.379 ns) + CELL(0.053 ns) = 3.572 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~65'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { Ula32:ULA|carry_temp[9]~69 Ula32:ULA|carry_temp[11]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 3.938 ns Ula32:ULA\|carry_temp\[13\]~61 9 COMB LCCOMB_X18_Y16_N4 5 " "Info: 9: + IC(0.313 ns) + CELL(0.053 ns) = 3.938 ns; Loc. = LCCOMB_X18_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~61'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:ULA|carry_temp[11]~65 Ula32:ULA|carry_temp[13]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.212 ns Ula32:ULA\|carry_temp\[15\]~57 10 COMB LCCOMB_X18_Y16_N0 5 " "Info: 10: + IC(0.221 ns) + CELL(0.053 ns) = 4.212 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~57'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ULA|carry_temp[13]~61 Ula32:ULA|carry_temp[15]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 4.856 ns Ula32:ULA\|carry_temp\[17\]~53 11 COMB LCCOMB_X22_Y16_N16 5 " "Info: 11: + IC(0.591 ns) + CELL(0.053 ns) = 4.856 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~53'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Ula32:ULA|carry_temp[15]~57 Ula32:ULA|carry_temp[17]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 5.138 ns Ula32:ULA\|carry_temp\[19\]~49 12 COMB LCCOMB_X22_Y16_N12 5 " "Info: 12: + IC(0.229 ns) + CELL(0.053 ns) = 5.138 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~49'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ULA|carry_temp[17]~53 Ula32:ULA|carry_temp[19]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 5.564 ns Ula32:ULA\|carry_temp\[21\]~45 13 COMB LCCOMB_X22_Y16_N24 5 " "Info: 13: + IC(0.373 ns) + CELL(0.053 ns) = 5.564 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~45'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:ULA|carry_temp[19]~49 Ula32:ULA|carry_temp[21]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.053 ns) 6.415 ns Ula32:ULA\|Igual~9 14 COMB LCCOMB_X21_Y14_N20 1 " "Info: 14: + IC(0.798 ns) + CELL(0.053 ns) = 6.415 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { Ula32:ULA|carry_temp[21]~45 Ula32:ULA|Igual~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.154 ns) 7.114 ns Ula32:ULA\|Igual~10 15 COMB LCCOMB_X19_Y14_N20 1 " "Info: 15: + IC(0.545 ns) + CELL(0.154 ns) = 7.114 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 7.622 ns Ula32:ULA\|Igual~12 16 COMB LCCOMB_X19_Y14_N26 1 " "Info: 16: + IC(0.236 ns) + CELL(0.272 ns) = 7.622 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { Ula32:ULA|Igual~10 Ula32:ULA|Igual~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.154 ns) 8.429 ns Ula32:ULA\|Igual~13 17 COMB LCCOMB_X19_Y16_N20 2 " "Info: 17: + IC(0.653 ns) + CELL(0.154 ns) = 8.429 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|Igual~13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 8.704 ns inst21~3 18 COMB LCCOMB_X19_Y16_N12 19 " "Info: 18: + IC(0.222 ns) + CELL(0.053 ns) = 8.704 ns; Loc. = LCCOMB_X19_Y16_N12; Fanout = 19; COMB Node = 'inst21~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ULA|Igual~13 inst21~3 } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { -208 184 232 -144 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.746 ns) 10.207 ns Registrador:inst\|Saida\[5\] 19 REG LCFF_X15_Y17_N19 9 " "Info: 19: + IC(0.757 ns) + CELL(0.746 ns) = 10.207 ns; Loc. = LCFF_X15_Y17_N19; Fanout = 9; REG Node = 'Registrador:inst\|Saida\[5\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { inst21~3 Registrador:inst|Saida[5] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.568 ns ( 25.16 % ) " "Info: Total cell delay = 2.568 ns ( 25.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.639 ns ( 74.84 % ) " "Info: Total interconnect delay = 7.639 ns ( 74.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { Controler:inst31|ALUop[0] Ula32:ULA|Mux63~0 Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[9]~69 Ula32:ULA|carry_temp[11]~65 Ula32:ULA|carry_temp[13]~61 Ula32:ULA|carry_temp[15]~57 Ula32:ULA|carry_temp[17]~53 Ula32:ULA|carry_temp[19]~49 Ula32:ULA|carry_temp[21]~45 Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 inst21~3 Registrador:inst|Saida[5] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.207 ns" { Controler:inst31|ALUop[0] {} Ula32:ULA|Mux63~0 {} Ula32:ULA|Mux61~0 {} Ula32:ULA|carry_temp[3]~81 {} Ula32:ULA|carry_temp[5]~77 {} Ula32:ULA|carry_temp[7]~73 {} Ula32:ULA|carry_temp[9]~69 {} Ula32:ULA|carry_temp[11]~65 {} Ula32:ULA|carry_temp[13]~61 {} Ula32:ULA|carry_temp[15]~57 {} Ula32:ULA|carry_temp[17]~53 {} Ula32:ULA|carry_temp[19]~49 {} Ula32:ULA|carry_temp[21]~45 {} Ula32:ULA|Igual~9 {} Ula32:ULA|Igual~10 {} Ula32:ULA|Igual~12 {} Ula32:ULA|Igual~13 {} inst21~3 {} Registrador:inst|Saida[5] {} } { 0.000ns 0.379ns 0.350ns 0.540ns 0.234ns 0.596ns 0.223ns 0.379ns 0.313ns 0.221ns 0.591ns 0.229ns 0.373ns 0.798ns 0.545ns 0.236ns 0.653ns 0.222ns 0.757ns } { 0.000ns 0.228ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.272ns 0.154ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.454 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1436 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.618 ns) 2.454 ns Registrador:inst\|Saida\[5\] 3 REG LCFF_X15_Y17_N19 9 " "Info: 3: + IC(0.639 ns) + CELL(0.618 ns) = 2.454 ns; Loc. = LCFF_X15_Y17_N19; Fanout = 9; REG Node = 'Registrador:inst\|Saida\[5\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { CLK~clkctrl Registrador:inst|Saida[5] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.98 % ) " "Info: Total cell delay = 1.472 ns ( 59.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 40.02 % ) " "Info: Total interconnect delay = 0.982 ns ( 40.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CLK CLK~clkctrl Registrador:inst|Saida[5] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[5] {} } { 0.000ns 0.000ns 0.343ns 0.639ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.456 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1436 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns Controler:inst31\|ALUop\[0\] 3 REG LCFF_X18_Y17_N27 72 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X18_Y17_N27; Fanout = 72; REG Node = 'Controler:inst31\|ALUop\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CLK~clkctrl Controler:inst31|ALUop[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { CLK CLK~clkctrl Controler:inst31|ALUop[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst31|ALUop[0] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CLK CLK~clkctrl Registrador:inst|Saida[5] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[5] {} } { 0.000ns 0.000ns 0.343ns 0.639ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { CLK CLK~clkctrl Controler:inst31|ALUop[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst31|ALUop[0] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { Controler:inst31|ALUop[0] Ula32:ULA|Mux63~0 Ula32:ULA|Mux61~0 Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[9]~69 Ula32:ULA|carry_temp[11]~65 Ula32:ULA|carry_temp[13]~61 Ula32:ULA|carry_temp[15]~57 Ula32:ULA|carry_temp[17]~53 Ula32:ULA|carry_temp[19]~49 Ula32:ULA|carry_temp[21]~45 Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 inst21~3 Registrador:inst|Saida[5] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.207 ns" { Controler:inst31|ALUop[0] {} Ula32:ULA|Mux63~0 {} Ula32:ULA|Mux61~0 {} Ula32:ULA|carry_temp[3]~81 {} Ula32:ULA|carry_temp[5]~77 {} Ula32:ULA|carry_temp[7]~73 {} Ula32:ULA|carry_temp[9]~69 {} Ula32:ULA|carry_temp[11]~65 {} Ula32:ULA|carry_temp[13]~61 {} Ula32:ULA|carry_temp[15]~57 {} Ula32:ULA|carry_temp[17]~53 {} Ula32:ULA|carry_temp[19]~49 {} Ula32:ULA|carry_temp[21]~45 {} Ula32:ULA|Igual~9 {} Ula32:ULA|Igual~10 {} Ula32:ULA|Igual~12 {} Ula32:ULA|Igual~13 {} inst21~3 {} Registrador:inst|Saida[5] {} } { 0.000ns 0.379ns 0.350ns 0.540ns 0.234ns 0.596ns 0.223ns 0.379ns 0.313ns 0.221ns 0.591ns 0.229ns 0.373ns 0.798ns 0.545ns 0.236ns 0.653ns 0.222ns 0.757ns } { 0.000ns 0.228ns 0.053ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.272ns 0.154ns 0.053ns 0.746ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CLK CLK~clkctrl Registrador:inst|Saida[5] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[5] {} } { 0.000ns 0.000ns 0.343ns 0.639ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { CLK CLK~clkctrl Controler:inst31|ALUop[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst31|ALUop[0] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 106 " "Warning: Circuit may not operate. Detected 106 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:inst12\|Saida\[24\] StoreControl:inst11\|Output\[24\] CLK 3.32 ns " "Info: Found hold time violation between source  pin or register \"Registrador:inst12\|Saida\[24\]\" and destination pin or register \"StoreControl:inst11\|Output\[24\]\" for clock \"CLK\" (Hold time is 3.32 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.861 ns + Largest " "Info: + Largest clock skew is 3.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.311 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.712 ns) 3.263 ns Controler:inst31\|StoreControl\[1\] 2 REG LCFF_X13_Y19_N13 4 " "Info: 2: + IC(1.697 ns) + CELL(0.712 ns) = 3.263 ns; Loc. = LCFF_X13_Y19_N13; Fanout = 4; REG Node = 'Controler:inst31\|StoreControl\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { CLK Controler:inst31|StoreControl[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.154 ns) 4.012 ns StoreControl:inst11\|Decoder0~0 3 COMB LCCOMB_X14_Y23_N4 1 " "Info: 3: + IC(0.595 ns) + CELL(0.154 ns) = 4.012 ns; Loc. = LCCOMB_X14_Y23_N4; Fanout = 1; COMB Node = 'StoreControl:inst11\|Decoder0~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.000 ns) 5.387 ns StoreControl:inst11\|Decoder0~0clkctrl 4 COMB CLKCTRL_G12 16 " "Info: 4: + IC(1.375 ns) + CELL(0.000 ns) = 5.387 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'StoreControl:inst11\|Decoder0~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.053 ns) 6.311 ns StoreControl:inst11\|Output\[24\] 5 REG LCCOMB_X15_Y18_N14 2 " "Info: 5: + IC(0.871 ns) + CELL(0.053 ns) = 6.311 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 2; REG Node = 'StoreControl:inst11\|Output\[24\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[24] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 28.09 % ) " "Info: Total cell delay = 1.773 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.538 ns ( 71.91 % ) " "Info: Total interconnect delay = 4.538 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { CLK Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[24] {} } { 0.000ns 0.000ns 1.697ns 0.595ns 1.375ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1436 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1436; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 2.450 ns Registrador:inst12\|Saida\[24\] 3 REG LCFF_X15_Y18_N23 4 " "Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N23; Fanout = 4; REG Node = 'Registrador:inst12\|Saida\[24\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CLK~clkctrl Registrador:inst12|Saida[24] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.08 % ) " "Info: Total cell delay = 1.472 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 39.92 % ) " "Info: Total interconnect delay = 0.978 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[24] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { CLK Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[24] {} } { 0.000ns 0.000ns 1.697ns 0.595ns 1.375ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[24] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.447 ns - Shortest register register " "Info: - Shortest register to register delay is 0.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst12\|Saida\[24\] 1 REG LCFF_X15_Y18_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y18_N23; Fanout = 4; REG Node = 'Registrador:inst12\|Saida\[24\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst12|Saida[24] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.225 ns) 0.447 ns StoreControl:inst11\|Output\[24\] 2 REG LCCOMB_X15_Y18_N14 2 " "Info: 2: + IC(0.222 ns) + CELL(0.225 ns) = 0.447 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 2; REG Node = 'StoreControl:inst11\|Output\[24\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { Registrador:inst12|Saida[24] StoreControl:inst11|Output[24] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 50.34 % ) " "Info: Total cell delay = 0.225 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 49.66 % ) " "Info: Total interconnect delay = 0.222 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { Registrador:inst12|Saida[24] StoreControl:inst11|Output[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.447 ns" { Registrador:inst12|Saida[24] {} StoreControl:inst11|Output[24] {} } { 0.000ns 0.222ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { CLK Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[24] {} } { 0.000ns 0.000ns 1.697ns 0.595ns 1.375ns 0.871ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[24] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { Registrador:inst12|Saida[24] StoreControl:inst11|Output[24] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.447 ns" { Registrador:inst12|Saida[24] {} StoreControl:inst11|Output[24] {} } { 0.000ns 0.222ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OutputSC\[27\] StoreControl:inst11\|Output\[27\] 10.976 ns register " "Info: tco from clock \"CLK\" to destination pin \"OutputSC\[27\]\" through register \"StoreControl:inst11\|Output\[27\]\" is 10.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.333 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.712 ns) 3.263 ns Controler:inst31\|StoreControl\[1\] 2 REG LCFF_X13_Y19_N13 4 " "Info: 2: + IC(1.697 ns) + CELL(0.712 ns) = 3.263 ns; Loc. = LCFF_X13_Y19_N13; Fanout = 4; REG Node = 'Controler:inst31\|StoreControl\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { CLK Controler:inst31|StoreControl[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.154 ns) 4.012 ns StoreControl:inst11\|Decoder0~0 3 COMB LCCOMB_X14_Y23_N4 1 " "Info: 3: + IC(0.595 ns) + CELL(0.154 ns) = 4.012 ns; Loc. = LCCOMB_X14_Y23_N4; Fanout = 1; COMB Node = 'StoreControl:inst11\|Decoder0~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.000 ns) 5.387 ns StoreControl:inst11\|Decoder0~0clkctrl 4 COMB CLKCTRL_G12 16 " "Info: 4: + IC(1.375 ns) + CELL(0.000 ns) = 5.387 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'StoreControl:inst11\|Decoder0~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.053 ns) 6.333 ns StoreControl:inst11\|Output\[27\] 5 REG LCCOMB_X18_Y11_N28 2 " "Info: 5: + IC(0.893 ns) + CELL(0.053 ns) = 6.333 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'StoreControl:inst11\|Output\[27\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[27] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 28.00 % ) " "Info: Total cell delay = 1.773 ns ( 28.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.560 ns ( 72.00 % ) " "Info: Total interconnect delay = 4.560 ns ( 72.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { CLK Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.333 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[27] {} } { 0.000ns 0.000ns 1.697ns 0.595ns 1.375ns 0.893ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.643 ns + Longest register pin " "Info: + Longest register to pin delay is 4.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns StoreControl:inst11\|Output\[27\] 1 REG LCCOMB_X18_Y11_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'StoreControl:inst11\|Output\[27\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { StoreControl:inst11|Output[27] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.661 ns) + CELL(1.982 ns) 4.643 ns OutputSC\[27\] 2 PIN PIN_C7 0 " "Info: 2: + IC(2.661 ns) + CELL(1.982 ns) = 4.643 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'OutputSC\[27\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { StoreControl:inst11|Output[27] OutputSC[27] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 408 584 432 "OutputSC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 42.69 % ) " "Info: Total cell delay = 1.982 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.661 ns ( 57.31 % ) " "Info: Total interconnect delay = 2.661 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { StoreControl:inst11|Output[27] OutputSC[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.643 ns" { StoreControl:inst11|Output[27] {} OutputSC[27] {} } { 0.000ns 2.661ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { CLK Controler:inst31|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.333 ns" { CLK {} CLK~combout {} Controler:inst31|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[27] {} } { 0.000ns 0.000ns 1.697ns 0.595ns 1.375ns 0.893ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { StoreControl:inst11|Output[27] OutputSC[27] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.643 ns" { StoreControl:inst11|Output[27] {} OutputSC[27] {} } { 0.000ns 2.661ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 19:33:51 2019 " "Info: Processing ended: Thu May 16 19:33:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
