Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Mon May 25 18:35:25 2015
| Host             : WK49-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.343  |
| Dynamic (W)              | 0.237  |
| Device Static (W)        | 0.105  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 81.0   |
| Junction Temperature (C) | 29.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |       12 |       --- |             --- |
| Slice Logic              |     0.001 |     1154 |       --- |             --- |
|   LUT as Logic           |     0.001 |      386 |     17600 |            2.19 |
|   CARRY4                 |    <0.001 |       18 |      4400 |            0.40 |
|   Register               |    <0.001 |      495 |     35200 |            1.40 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |    <0.001 |       87 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |        8 |     17600 |            0.04 |
| Signals                  |    <0.001 |      808 |       --- |             --- |
| MMCM                     |     0.094 |        1 |         2 |           50.00 |
| PLL                      |     0.096 |        1 |         2 |           50.00 |
| I/O                      |     0.036 |       32 |       100 |           32.00 |
| Static Power             |     0.105 |          |           |                 |
| Total                    |     0.343 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.023 |      0.004 |
| Vccaux    |       1.800 |     0.128 |       0.117 |      0.011 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                     | Constraint (ns) |
+---------------------------------+------------------------------------------------------------+-----------------+
| CLK_OUT_5x_hdmi_clk             | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             2.6 |
| clk                             | clk                                                        |             8.0 |
| clk_out1_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0    |             5.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0    |             5.0 |
| clkfbout_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0    |            40.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0    |            40.0 |
| clkfbout_hdmi_clk               | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/clkfbout_hdmi_clk   |            13.0 |
| dvi2rgb_0_PixelClk              | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/O2                  |            13.0 |
| hdmi_clk_pin                    | hdmi_clk_p                                                 |            13.0 |
| sys_clk_pin                     | clk                                                        |             8.0 |
+---------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| design_1_wrapper                 |     0.234 |
|   ddc_scl_iobuf                  |     0.000 |
|   ddc_sda_iobuf                  |     0.000 |
|   design_1_i                     |     0.230 |
|     clk_wiz_0                    |     0.096 |
|       inst                       |     0.096 |
|     dvi2rgb_0                    |     0.134 |
|       U0                         |     0.134 |
|         DataDecoders[0].DecoderX |     0.012 |
|           ChannelBondX           |    <0.001 |
|             pFIFO_reg_0_31_0_5   |    <0.001 |
|             pFIFO_reg_0_31_6_9   |    <0.001 |
|           InputSERDES_X          |     0.010 |
|           PhaseAlignX            |    <0.001 |
|           SyncBaseOvf            |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|           SyncBaseRst            |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|         DataDecoders[1].DecoderX |     0.011 |
|           ChannelBondX           |    <0.001 |
|             pFIFO_reg_0_31_0_5   |    <0.001 |
|             pFIFO_reg_0_31_6_9   |    <0.001 |
|           InputSERDES_X          |     0.010 |
|           PhaseAlignX            |    <0.001 |
|           SyncBaseOvf            |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|           SyncBaseRst            |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|         DataDecoders[2].DecoderX |     0.011 |
|           ChannelBondX           |    <0.001 |
|             pFIFO_reg_0_31_0_5   |    <0.001 |
|             pFIFO_reg_0_31_6_9   |    <0.001 |
|           InputSERDES_X          |     0.010 |
|           PhaseAlignX            |    <0.001 |
|           SyncBaseOvf            |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|           SyncBaseRst            |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|         GenerateDDC.DDC_EEPROM   |     0.002 |
|           I2C_SlaveController    |     0.001 |
|             GlitchF_SCL          |    <0.001 |
|             GlitchF_SDA          |    <0.001 |
|             SyncSCL              |    <0.001 |
|             SyncSDA              |    <0.001 |
|         LockLostReset            |    <0.001 |
|           SyncAsyncx             |    <0.001 |
|         TMDS_ClockingX           |     0.097 |
|           LockLostReset          |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|           MMCM_LockSync          |    <0.001 |
|           RdyLostReset           |    <0.001 |
|             SyncAsyncx           |    <0.001 |
|     rgb2vga_0                    |    <0.001 |
|       U0                         |    <0.001 |
|     xlconstant_0                 |     0.000 |
+----------------------------------+-----------+


