\hypertarget{struct__hw__gpio}{}\section{\+\_\+hw\+\_\+gpio Struct Reference}
\label{struct__hw__gpio}\index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}


All G\+P\+IO module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+gpio.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__gpio__pdor}{hw\+\_\+gpio\+\_\+pdor\+\_\+t} \hyperlink{struct__hw__gpio_a3d25308877e6a5c18654141ad515639f}{P\+D\+OR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} \hyperlink{union__hw__gpio__psor}{hw\+\_\+gpio\+\_\+psor\+\_\+t} \hyperlink{struct__hw__gpio_a8d13ed8da1d03b49b7845067edac7f07}{P\+S\+OR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} \hyperlink{union__hw__gpio__pcor}{hw\+\_\+gpio\+\_\+pcor\+\_\+t} \hyperlink{struct__hw__gpio_ae9511cfe5234bc80b58bddf925a48212}{P\+C\+OR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} \hyperlink{union__hw__gpio__ptor}{hw\+\_\+gpio\+\_\+ptor\+\_\+t} \hyperlink{struct__hw__gpio_ad0492d0354978a3251a02bad5fb8a6e7}{P\+T\+OR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__gpio__pdir}{hw\+\_\+gpio\+\_\+pdir\+\_\+t} \hyperlink{struct__hw__gpio_a199310f790666e9317d2528a05b42b88}{P\+D\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__gpio__pddr}{hw\+\_\+gpio\+\_\+pddr\+\_\+t} \hyperlink{struct__hw__gpio_a65ef737933f5ea56596ef09cb1933287}{P\+D\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All G\+P\+IO module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}!P\+C\+OR@{P\+C\+OR}}
\index{P\+C\+OR@{P\+C\+OR}!\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}
\subsubsection[{\texorpdfstring{P\+C\+OR}{PCOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} {\bf hw\+\_\+gpio\+\_\+pcor\+\_\+t} \+\_\+hw\+\_\+gpio\+::\+P\+C\+OR}\hypertarget{struct__hw__gpio_ae9511cfe5234bc80b58bddf925a48212}{}\label{struct__hw__gpio_ae9511cfe5234bc80b58bddf925a48212}
\mbox{[}0x8\mbox{]} Port Clear Output Register \index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}!P\+D\+DR@{P\+D\+DR}}
\index{P\+D\+DR@{P\+D\+DR}!\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}
\subsubsection[{\texorpdfstring{P\+D\+DR}{PDDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+gpio\+\_\+pddr\+\_\+t} \+\_\+hw\+\_\+gpio\+::\+P\+D\+DR}\hypertarget{struct__hw__gpio_a65ef737933f5ea56596ef09cb1933287}{}\label{struct__hw__gpio_a65ef737933f5ea56596ef09cb1933287}
\mbox{[}0x14\mbox{]} Port Data Direction Register \index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}!P\+D\+IR@{P\+D\+IR}}
\index{P\+D\+IR@{P\+D\+IR}!\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}
\subsubsection[{\texorpdfstring{P\+D\+IR}{PDIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+gpio\+\_\+pdir\+\_\+t} \+\_\+hw\+\_\+gpio\+::\+P\+D\+IR}\hypertarget{struct__hw__gpio_a199310f790666e9317d2528a05b42b88}{}\label{struct__hw__gpio_a199310f790666e9317d2528a05b42b88}
\mbox{[}0x10\mbox{]} Port Data Input Register \index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}!P\+D\+OR@{P\+D\+OR}}
\index{P\+D\+OR@{P\+D\+OR}!\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}
\subsubsection[{\texorpdfstring{P\+D\+OR}{PDOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+gpio\+\_\+pdor\+\_\+t} \+\_\+hw\+\_\+gpio\+::\+P\+D\+OR}\hypertarget{struct__hw__gpio_a3d25308877e6a5c18654141ad515639f}{}\label{struct__hw__gpio_a3d25308877e6a5c18654141ad515639f}
\mbox{[}0x0\mbox{]} Port Data Output Register \index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}!P\+S\+OR@{P\+S\+OR}}
\index{P\+S\+OR@{P\+S\+OR}!\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}
\subsubsection[{\texorpdfstring{P\+S\+OR}{PSOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} {\bf hw\+\_\+gpio\+\_\+psor\+\_\+t} \+\_\+hw\+\_\+gpio\+::\+P\+S\+OR}\hypertarget{struct__hw__gpio_a8d13ed8da1d03b49b7845067edac7f07}{}\label{struct__hw__gpio_a8d13ed8da1d03b49b7845067edac7f07}
\mbox{[}0x4\mbox{]} Port Set Output Register \index{\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}!P\+T\+OR@{P\+T\+OR}}
\index{P\+T\+OR@{P\+T\+OR}!\+\_\+hw\+\_\+gpio@{\+\_\+hw\+\_\+gpio}}
\subsubsection[{\texorpdfstring{P\+T\+OR}{PTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} {\bf hw\+\_\+gpio\+\_\+ptor\+\_\+t} \+\_\+hw\+\_\+gpio\+::\+P\+T\+OR}\hypertarget{struct__hw__gpio_ad0492d0354978a3251a02bad5fb8a6e7}{}\label{struct__hw__gpio_ad0492d0354978a3251a02bad5fb8a6e7}
\mbox{[}0xC\mbox{]} Port Toggle Output Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
