Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 11:38:04 2024
| Host         : eecs-digital-30 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 vsg/v_counter/count_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vsg/v_counter/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.548ns (41.860%)  route 3.539ns (58.140%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 10.715 - 13.468 ) 
    Source Clock Delay      (SCD):    -3.066ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.615    -4.549 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -3.746    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -3.066    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -4.549 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -3.746    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_hdmi/clkout1_buf/O
                         net (fo=44981, unplaced)     0.584    -3.066    vsg/v_counter/clk_pixel
                         FDRE                                         r  vsg/v_counter/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -2.588 r  vsg/v_counter/count_out_reg[2]/Q
                         net (fo=3, unplaced)         0.682    -1.906    vsg/v_counter/vcount_vga[2]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828    -1.078 r  vsg/v_counter/count_out_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    -1.078    vsg/v_counter/count_out_reg[0]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.961 r  vsg/v_counter/count_out_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    -0.961    vsg/v_counter/count_out_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.844 r  vsg/v_counter/count_out_reg[0]_i_17__0/CO[3]
                         net (fo=1, unplaced)         0.000    -0.844    vsg/v_counter/count_out_reg[0]_i_17__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.727 r  vsg/v_counter/count_out_reg[0]_i_16__0/CO[3]
                         net (fo=1, unplaced)         0.000    -0.727    vsg/v_counter/count_out_reg[0]_i_16__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    -0.390 f  vsg/v_counter/count_out_reg[0]_i_14__0/O[1]
                         net (fo=1, unplaced)         0.997     0.607    vsg/v_counter/count_out_reg[0]_i_14__0_n_6
                         LUT6 (Prop_lut6_I2_O)        0.306     0.913 r  vsg/v_counter/count_out[0]_i_8__0/O
                         net (fo=1, unplaced)         0.732     1.645    vsg/v_counter/count_out[0]_i_8__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.769 r  vsg/v_counter/count_out[0]_i_5/O
                         net (fo=1, unplaced)         0.449     2.218    vsg/h_counter/count_out_reg[0]_1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.342 r  vsg/h_counter/count_out[0]_i_1__0/O
                         net (fo=32, unplaced)        0.679     3.021    vsg/v_counter/clear
                         FDRE                                         r  vsg/v_counter/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.318    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.896     9.423 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    10.185    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.276 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439    10.715    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     9.423 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    10.185    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.276 r  wizard_hdmi/clkout1_buf/O
                         net (fo=44981, unplaced)     0.439    10.715    vsg/v_counter/clk_pixel
                         FDRE                                         r  vsg/v_counter/count_out_reg[0]/C
                         clock pessimism             -0.458    10.257    
                         clock uncertainty           -0.210    10.047    
                         FDRE (Setup_fdre_C_R)       -0.557     9.490    vsg/v_counter/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  6.469    




