`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:39:16 CST (May 26 2023 04:39:16 UTC)

module SobelFilter_Add2i1u4_1(in1, out1);
  input [3:0] in1;
  output [4:0] out1;
  wire [3:0] in1;
  wire [4:0] out1;
  wire inc_add_21_2_1_n_0, inc_add_21_2_1_n_1, inc_add_21_2_1_n_2,
       inc_add_21_2_1_n_3, inc_add_21_2_1_n_4, inc_add_21_2_1_n_7, n_17;
  INVX1 g2(.A (in1[0]), .Y (out1[0]));
  MXI2X1 inc_add_21_2_1_g38(.A (inc_add_21_2_1_n_0), .B (in1[3]), .S0
       (inc_add_21_2_1_n_7), .Y (out1[3]));
  MXI2XL inc_add_21_2_1_g39(.A (in1[2]), .B (inc_add_21_2_1_n_2), .S0
       (inc_add_21_2_1_n_3), .Y (out1[2]));
  NOR2X2 inc_add_21_2_1_g40(.A (inc_add_21_2_1_n_2), .B
       (inc_add_21_2_1_n_3), .Y (inc_add_21_2_1_n_7));
  NOR2X1 inc_add_21_2_1_g41(.A (inc_add_21_2_1_n_4), .B (n_17), .Y
       (out1[4]));
  MXI2XL inc_add_21_2_1_g42(.A (inc_add_21_2_1_n_1), .B (in1[1]), .S0
       (in1[0]), .Y (out1[1]));
  NAND2X1 inc_add_21_2_1_g43(.A (in1[3]), .B (in1[2]), .Y
       (inc_add_21_2_1_n_4));
  NAND2X8 inc_add_21_2_1_g44(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_1_n_3));
  INVX1 inc_add_21_2_1_g45(.A (in1[2]), .Y (inc_add_21_2_1_n_2));
  INVX1 inc_add_21_2_1_g46(.A (in1[1]), .Y (inc_add_21_2_1_n_1));
  INVXL inc_add_21_2_1_g47(.A (in1[3]), .Y (inc_add_21_2_1_n_0));
  BUFX2 fopt(.A (inc_add_21_2_1_n_3), .Y (n_17));
endmodule

