// Seed: 1886549196
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7
);
  assign id_3 = module_0;
  assign module_1._id_2 = 0;
  always @(posedge -1'b0) begin : LABEL_0
    assert (1);
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_2 = 32'd30
) (
    input wor id_0,
    input tri _id_1,
    input tri0 _id_2,
    output supply0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri id_7
);
  assign id_4 = 1 < 1;
  assign id_3 = 1;
  wire [id_1 : 1] id_9;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_7,
      id_4,
      id_7,
      id_0,
      id_7,
      id_3
  );
  logic id_10;
  logic [-1 : id_2  ==  -1] id_11;
endmodule
