// Seed: 1430726976
module module_0 (
    output wor  id_0,
    output tri  id_1,
    input  tri1 id_2
);
  assign id_1 = 1'd0;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  wire id_6;
endmodule
module module_2 (
    output logic id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10
    , id_19,
    input wire id_11,
    input wire id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_6
  );
  assign id_3 = 1;
  always @(1 or posedge 1) begin : LABEL_0
    id_0 <= 1;
    $display(id_2);
  end
  integer id_21, id_22;
  wire id_23;
  assign id_19 = 1'b0;
endmodule
