---
name: kicad-10-workflow
description: Modern KiCad 10 hardware design, schematic engineering, PCB layout, visual validation, and automated ERC/DRC verification workflow. Use whenever designing schematics, modifying PCB layouts, checking design rules, plotting SVG/3D renders, or reviewing electronics in KiCad 10.
---

# KiCad 10 Hardware Engineering & Automation Workflow

This skill standardizes modern KiCad 10 electronic design automation (EDA) for AI coding agents and engineers, bridging deterministic CLI rule checks, Python `pcbnew` geometric operations, deep circuit analysis, and closed-loop visual validation.

> **Architecture Update & Progressive Disclosure:** Hardware design in KiCad 10 is now modularized into specialized domain packs. Begin every project with [`kicad-core`](../kicad-core/SKILL.md) to classify the board regime and load the respective domain pack:
> - **High-Current / ASIC Miners:** [`kicad-highcurrent`](../kicad-highcurrent/SKILL.md)
> - **High-Speed Digital & Ethernet:** [`kicad-highspeed`](../kicad-highspeed/SKILL.md)
> - **Low-Power RF & Solar IoT:** [`kicad-rf-lowpower`](../kicad-rf-lowpower/SKILL.md)
> - **Datasheet Part & Footprint Synthesis:** [`kicad-newpart`](../kicad-newpart/SKILL.md)
> - **Architecture Stress-Testing:** [`grill-me`](../grill-me/SKILL.md)
>
> *This workflow file remains fully active as the master reference for toolchain binaries, S-expression formats, usability inspection gates, BoardRepo reference designs, and production export.*

---

## 1. System Toolchain & Binaries

KiCad 10 introduces enhanced CLI subcommands and a modernized Python API (`pcbnew` 10.0+). Standard default paths by operating system:

| Platform | `kicad-cli` Path | KiCad Python Path |
| :--- | :--- | :--- |
| **Windows** | `C:\Program Files\KiCad\10.0\bin\kicad-cli.exe` | `C:\Program Files\KiCad\10.0\bin\python.exe` |
| **macOS** | `/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli` | `/Applications/KiCad/KiCad.app/Contents/Frameworks/Python.framework/Versions/Current/bin/python3` |
| **Linux** | `/usr/bin/kicad-cli` | `/usr/bin/python3` (with `python3-kicad` installed) |

### CLI Invocation Examples
```bash
# General format
kicad-cli <command> <subcommand> [options] <input_file>

# Windows PowerShell example
& "C:\Program Files\KiCad\10.0\bin\kicad-cli.exe" pcb drc board.kicad_pcb
```

---

## 2. KiCad 10 File Format Standards

When creating or modifying project files, ensure exact compatibility with KiCad 10 S-expression headers:

### Schematics (`.kicad_sch`)
```lisp
(kicad_sch
	(version 20260306)
	(generator "eeschema")
	(generator_version "10.0")
	(uuid "00000000-0000-4000-8000-000000000001")
	(paper "A4")
	(title_block ...)
    ...
)
```

#### Hierarchical Sub-Sheets
```lisp
(sheet
    (at 100.0 50.0)
    (size 30.0 25.0)
    (fields_autoplaced yes)
    (uuid "00000000-0000-4000-8000-000000000002")
    (property "Sheetname" "Power" (at 100.0 48.0 0) (effects (font (size 1.27 1.27))))
    (property "Sheetfile" "Power.kicad_sch" (at 100.0 76.5 0) (effects (font (size 1.27 1.27))))
    (pin "VIN" input (at 100.0 55.0 180) (uuid "00000000-0000-4000-8000-000000000003"))
    (pin "VOUT" output (at 130.0 55.0 0) (uuid "00000000-0000-4000-8000-000000000004"))
)
```

### Printed Circuit Boards (`.kicad_pcb`)
```lisp
(kicad_pcb
	(version 20260206)
	(generator "pcbnew")
	(generator_version "10.0")
	(general
		(thickness 1.6)
		(legacy_teardrops no)
	)
	(paper "A4")
    ...
)
```

### Project Configurations (`.kicad_pro`)
* Stored in JSON format.
* Key KiCad 10 settings: `"tuning_profiles"`, `"variants"`, `"page_layout_descr_file"`.

---

## 3. The Visual-Spatial Feedback Loop

**Never place or route blind.** Large Language Models cannot maintain complete internal spatial coordinate models across thousands of coordinates. Always render visual artifacts to inspect your work:

### A. High-Resolution 3D Board Renders
Render high-resolution PNGs to inspect component placement, footprint alignment, and physical clearances:
```bash
# Top orthographic render
kicad-cli pcb render --side top --quality high --width 2048 --height 1536 -o top.png board.kicad_pcb

# Bottom orthographic render
kicad-cli pcb render --side bottom --quality high --width 2048 --height 1536 -o bottom.png board.kicad_pcb

# Perspective isometric render
kicad-cli pcb render --perspective --rotate -45,0,45 --quality high --floor -o iso.png board.kicad_pcb
```

### B. Vector Layer Plots (Copper & Silkscreen)
Export exact vector layer plots to inspect trace routing, acid traps, and return path ground splits:
```bash
kicad-cli pcb export svg --layers F.Cu,B.Cu,F.SilkS,Edge.Cuts --fit-page-to-board -o ./plots/ board.kicad_pcb
```

### C. Schematic Sheet Plots
Export all schematic pages to SVG for circuit auditing:
```bash
kicad-cli sch export svg -o ./sch_plots/ root.kicad_sch
```

---

## 4. Deterministic Quality Gates (Zero-Hallucination Checks)

Always validate design integrity using native KiCad 10 rule engines:

### Electrical Rules Check (ERC)
```bash
kicad-cli sch erc --format json --output erc_report.json <schematic.kicad_sch>
```
* Verify `erc_report.json` passes with:
  * `0` unconnected pins
  * `0` conflicting power outputs
  * `0` pin direction mismatches
  * Proper `PWR_FLAG` anchors on input power nets

### Design Rules Check (DRC)
```bash
kicad-cli pcb drc --format json --schematic-parity --refill-zones --output drc_report.json <board.kicad_pcb>
```
* Verify `drc_report.json` passes with:
  * `0` track clearance violations
  * `0` unrouted nets
  * `0` courtyard collisions
  * `0` drill-to-copper errors
  * `0` schematic parity discrepancies

### Automated Physical & Multi-Layer Clash Pre-Flight Check (CRITICAL)
Standard KiCad 2D DRC has blind spots for cross-layer through-hole collisions (PTH pins colliding with opposite-layer SMT pads), abstract RF antenna keepouts, and layer-aware insertion vectors. Always run the automated physics validator:
```bash
python tools/pcb_solver/verify_layout_physics.py <board.kicad_pcb>
```
* Must pass with `0` violations:
  * `0` Cross-Layer THT vs Opposite-Layer SMT collisions ($\text{clearance} \ge 1.5\,\text{mm}$)
  * `0` RF Antenna Keepout breaches (4-layer void zone)
  * `0` M3/M2.5 Mounting Hole keepout encroachments ($r \ge 3.0\,\text{mm}$)
  * `0` Inward-facing connector vectors
  * `0` Pushbutton mechanical strain stacks over fine-pitch ICs

---

## 5. Layout & Trace Routing Strategy

### The 3 Golden Rules of Agentic Routing
1. **Never guess long multi-segment trace coordinates manually in S-expressions.**
2. **For complex routing**, use:
   * **Specctra DSN / External Autorouter**: Export DSN netlist from KiCad -> run routing solver -> import SES session file.
   * **`pcbnew` Python API**: Script deterministic tracks using exact pad center vectors (`pad.GetPosition()`) and snap to 45° angles.
3. **Power Stage Topology (Buck Converters, Regulators, Power Distribution)**:
   * **Loop Area Minimization**: Keep the input capacitor ($C_{\text{IN}}$), high-side switch, low-side switch, and inductor loop as physically compact as possible.
   * **Thermal Vias**: Place a dense $3\times 3$ or $4\times 4$ thermal via grid under exposed power pads ($0.3\text{mm}$ drill, $0.6\text{mm}$ pad, tented/filled).
   * **Kelvin Connections**: Always route voltage feedback ($V_{\text{FB}}$) as a dedicated, shielded trace directly from the point-of-load bypass capacitor, isolated from the high $di/dt$ switching node ($SW$).
   * **Solid Ground Reference**: Ensure copper pours on adjacent inner layers remain unbroken directly underneath switching loops and differential pairs.

---

## 6. Multi-Role Independent Engineering Review Protocol

Once the primary schematic and PCB layout are generated, the design MUST undergo a mandatory three-stage independent review before being marked as complete or released for fabrication:

### Stage 1: Independent Master Electrical Engineer Review
1. **Power Supply & Switching Converter Topology:**
   - Verify input capacitor ($C_{\text{IN}}$) and output capacitor ($C_{\text{OUT}}$) placement directly adjacent to switching IC.
   - Confirm switching loop area ($V_{\text{IN}} \rightarrow \text{SW} \rightarrow L \rightarrow C_{\text{OUT}} \rightarrow \text{GND}$) is strictly minimized.
   - Verify feedback divider ($V_{\text{FB}}$) takes a clean Kelvin connection from $C_{\text{OUT}}$, shielded from inductor $SW$ flux.
2. **Decoupling & Power Integrity:**
   - Confirm every IC power pin has a local $100\,\text{nF}$ bypass cap within $< 2.0\,\text{mm}$.
   - Check ferrite bead / LC filters for sensitive analog/RF/PHY rails ($V_{\text{DDA33}}$).
3. **High-Speed Signal & Clock Integrity:**
   - Verify 50MHz RMII clock, crystal oscillators, and SPI high-speed buses run over unbroken ground reference planes.
   - Verify termination resistors ($49.9\,\Omega \pm 1\%$ on Ethernet, series dampening on high-speed clocks).
4. **Protection & Safety:**
   - Confirm TVS diodes on exposed user connectors (USB VBUS/D+/D-, Ethernet pairs) and proper fuse/eFuse sizing.

### Stage 2: Independent PCB Layout, Mechanical & DFM Expert Review
1. **Mechanical Keepouts & Hardware Clearances (CRITICAL):**
   - **Mounting Holes:** Screw heads, washers, and standoffs require a strict circular keepout:
     - **M3 Holes:** $\ge 6.0\,\text{mm}$ diameter circular clearance centered on hole.
     - **M2.5 Holes:** $\ge 5.0\,\text{mm}$ diameter circular clearance.
     - **Zero Tolerance:** No SMD/THT components, copper tracks, or vias may enter the hardware keepout zone.
2. **Courtyard Collisions & Physical Clearances:**
   - 0 component body overlaps, 0 courtyard collisions in DRC.
   - Ensure tall components (RJ45, electrolytic caps, inductors) do not obstruct ribbon cables or daughterboards.
3. **Silkscreen Integrity & Collision Prevention:**
   - Silkscreen text, component outlines, and reference designators must **NEVER** overlap solder pads, test points, or mounting hole annular rings.
   - Minimum text height $\ge 0.80\,\text{mm}$, line thickness $\ge 0.15\,\text{mm}$.
   - All text oriented consistently (readable from bottom or right).
4. **Closed-Loop Visual Inspection Gate:**
   - Generate and visually inspect high-resolution 3D renders (`render_top.png`, `render_bottom.png`, `render_iso.png`).
   - Specifically zoom in and audit:
     - All 4 corners & mounting holes.
     - Board perimeter & connector overhangs.
     - High-density IC fanouts and passive clusters.
   - If any violation is observed in the 3D render, the design fails the review and must be adjusted before final sign-off.

### Stage 3: Ultra-Aggressive Usability, Mechanical & Peripherals Reviewer
1. **Connector Outward Orientation & Bottom-Layer Mirroring Math (CRITICAL):**
   - **Outward Facing Rule:** All user-mating interfaces (USB-C, RJ45, MicroSD slots, Barrel Jacks, Audio Jacks, FPC ribbon latches, HDMI) MUST face directly outward towards the PCB edge with the insertion axis pointing off-board.
   - **Bottom Layer (`B.Cu`) Coordinate Flip Guard:** On `B.Cu`, KiCad's `fp.Flip()` mirrors the footprint across the X-axis (inverting the local Y vector). A rotation that points right on `F.Cu` ($+90^\circ$) will point **left/inward** on `B.Cu`. To point outward to the right edge on `B.Cu`, rotation must be **$270^\circ$ ($-90^\circ$)**.
2. **Simultaneous Cable Plug Overmold Interference:**
   - Never evaluate ports in isolation with bare metal plug models. Simulate standard molded cable boots:
     - **Mini / Full HDMI:** $18\,\text{mm} \times 9\,\text{mm}$
     - **Micro-USB:** $11\,\text{mm} \times 7\,\text{mm}$
     - **USB-C:** $13\,\text{mm} \times 7.5\,\text{mm}$
   - Check side-by-side pitch: adjacent ports (e.g. dual USB ports) must have $\ge 12.5\,\text{mm}$ center pitch so two standard molded cables plug in simultaneously without colliding.
3. **SD Card 3-Stage Mechanical Cycle & Extraction Dynamics:**
   - 1) **Locked state:** Card overhangs board edge by $\approx 1.5\text{--}2.0\,\text{mm}$.
   - 2) **Push-to-Eject stroke:** Card travels **inward an additional $1.5\text{--}2.0\,\text{mm}$** past the locked position before releasing. No internal components may obstruct this inward stroke.
   - 3) **Ejected protrusion:** Card extends $3.5\text{--}4.5\,\text{mm}$ past PCB edge.
   - Maintain an open **$\ge 12.0\,\text{mm}$ pinch corridor** for human fingernail leverage.
4. **Expansion Header & HAT Strike-Zone:**
   - When $2 \times 20$ $2.54\,\text{mm}$ GPIO headers are placed on Top (`F.Cu`), the entire $5.08\,\text{mm}$ plastic shroud and daughterboard seating zone must be 100% clear of colliding SMT components (e.g., MicroSD sockets must be partitioned to `B.Cu`).
5. **Physical Controls Ergonomics & Finger Clearance:**
   - Tactile switches (`RESET`, `BOOT`) require a **minimum $6.0\,\text{mm} \times 6.0\,\text{mm}$ clear finger envelope** centered on the button cap.

---

## 7. Reference Hardware Design Retrieval & BoardRepo Integration

To avoid re-inventing standard circuits or guessing complex floorplans, leverage open-source golden reference designs via **BoardRepo** (`boardrepo` MCP server):

### Capabilities & Usage Patterns
1. **Circuit Subsystem Archetypes:**
   - Query proven open-source implementations for:
     - ESP32-S3 / RP2040 minimal host carrier topologies.
     - Buck/Boost converter switch-node layouts ($V_{\text{SW}}$ loop minimization).
     - USB 2.0 / 3.0 Type-C CC1/CC2 resistor networks and ESD protection.
     - Ethernet PHY RMII length-matched routing and magnetics isolation.
2. **Interactive 3D Web Inspection:**
   - Use BoardRepo's browser-based WebGL viewer to inspect 3D assemblies, cross-layer component stackups, and schematic net hierarchies without needing local KiCad GUI instances.
3. **Reference Query Architecture:**
   - Query BoardRepo's public open-source repository index to inspect BOMs, netlists, and mechanical constraints directly within the agent workflow before synthesizing custom board geometries. Note that BoardRepo's remote MCP endpoint requires interactive OAuth authentication in browser.


---

## 8. Custom Component & Footprint Synthesis Standard

When a component is missing from the standard KiCad library, follow the **3-Tier Footprint Synthesis Pipeline**:

```
                           ┌────────────────────────────┐
                           │   CUSTOM PART REQUIRED     │
                           └─────────────┬──────────────┘
                                         │
                 ┌───────────────────────┼───────────────────────┐
                 ▼                       ▼                       ▼
      [ Tier 1: LCSC / EasyEDA ] [ Tier 2: DSL / IPC-7351 ] [ Tier 3: Datasheet Draft ]
      Turnkey Factory Match       Standard ICs & Passives     Irregular Connectors
      - Fetch via LCSC C-number   - Footprinter DSL / Python   - Exact S-Expression CAD
      - Zero drafting needed      - QFN, SOIC, BGA, DFN, SOT  - MicroSD, USB-C, RJ45
```

### Tier 1: LCSC / Turnkey Factory Footprints (Preferred)
* Query part number via `KiCAD-MCP-Server` (`get_jlcpcb_part`) or `kicad-happy/lcsc` to ingest manufacturer-tested `.kicad_mod` assets directly into project `.pretty/` directory.

### Tier 2: Parametric IPC-7351 Generator (`generate_footprint.py` / `tscircuit`)
* For standard SMD packages (QFN, DFN, SOIC, TSSOP, SOT-23, passives) not in the library, generate standard IPC-7351B footprints with deterministic solder fillets:
  - **Toe Fillet:** $+0.35\,\text{mm}$ (SMD IC lead extension)
  - **Heel Fillet:** $+0.05\,\text{mm}$
  - **Side Fillet:** $+0.05\,\text{mm}$
  - **Courtyard Margin:** $+0.25\,\text{mm}$ around all pads
* **Thermal Pad Solder Paste Gridding (CRITICAL):**
  - Exposed ground pads ($>3.0\,\text{mm} \times 3.0\,\text{mm}$) must NEVER receive 100% continuous paste flood.
  - Divide thermal pads into a $2\times 2$ or $3\times 3$ grid of paste apertures with **50%–65% total paste coverage** to allow flux outgassing and prevent IC float/open perimeter pins.
* **CLI Generator:**
  ```bash
  # Generate QFN-32 with gridded thermal pad:
  python tools/pcb_solver/generate_footprint.py --dsl "qfn32_5x5_p0.5_ep3.2" -o ./Custom.pretty/QFN-32.kicad_mod

  # Generate SOIC-8:
  python tools/pcb_solver/generate_footprint.py --dsl "soic8_p1.27" -o ./Custom.pretty/SOIC-8.kicad_mod
  ```

### Tier 3: Mechanical Drafting for Irregular Connectors & Hardware
* For push-push MicroSD sockets, RJ45 Magjacks, USB-C, barrel jacks, and switches:
  1. Draft exact mechanical pad coordinates directly from the manufacturer drawing.
  2. Use `(drill oval W H)` for slotted metal shield tabs.
  3. Validate insertion direction against the **Outward Facing Standard**.
  4. Ensure clearance from opposite-layer SMT pads ($\ge 1.5\,\text{mm}$).

---

## 9. Automated Fabrication & Release Package Pipeline
Before submitting boards to JLCPCB, PCBWay, or OSH Park, generate a complete, deterministic production package in a single pass:

```bash
python scripts/export_production.py path/to/board.kicad_pcb
```

### Outputs Generated in `./production/`:
1. **`<BoardName>_gerbers.zip`:** Contains all standard copper layers (`F.Cu`, `B.Cu`, `In1.Cu`, `In2.Cu`), solder mask, paste, silkscreen, Edge.Cuts, and independent Excellon drill files (`PTH` + `NPTH` in mm) ready for instant upload to JLCPCB/PCBWay.
2. **`assembly/<BoardName>-pos.csv`:** Surface-mount component centroid placement file (X/Y coordinates, rotation, layer) for pick-and-place machines.
3. **`bom/<BoardName>-ibom.html`:** Interactive HTML BOM powered by `InteractiveHtmlBom` for visual bench assembly, component verification, and hand-soldering.
4. **`documentation/<BoardName>-schematic.pdf`:** Clean vector schematic document (if `.kicad_sch` is present).



