// Seed: 88531865
module module_0 (
    output wire id_0,
    input  wor  id_1,
    output tri0 id_2
);
  assign id_0 = id_1;
  assign id_0 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5
    , id_15,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply0 void id_11,
    input wor id_12,
    output wor id_13
);
  always id_15 = id_0;
  module_0(
      id_13, id_11, id_15
  );
endmodule
