Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Aug  2 14:21:06 2021
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : lutburn
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.132       -0.761                     12                  128       -0.105       -2.340                     25                  128        0.750        0.000                       0                   128  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.132       -0.761                     12                  128       -0.105       -2.340                     25                  128        0.750        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           12  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.761ns
Hold  :           25  Failing Endpoints,  Worst Slack       -0.105ns,  Total Violation       -2.340ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 addval_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 2.034ns (77.925%)  route 0.576ns (22.075%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 3.424 - 2.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X31Y73         FDRE                                         r  addval_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  addval_reg[5]/Q
                         net (fo=3, routed)           0.567     1.996    addval_reg[5]
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.120 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.000     2.120    sum[7]_i_4_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.670 r  sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.670    sum_reg[7]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.784 r  sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.784    sum_reg[11]_i_1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.898 r  sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.907    sum_reg[15]_i_1_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.021 r  sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.021    sum_reg[19]_i_1_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.135 r  sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.135    sum_reg[23]_i_1_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.249 r  sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.249    sum_reg[27]_i_1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.583 r  sum_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.583    p_0_in[29]
    SLICE_X32Y78         FDRE                                         r  sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=127, unset)          0.924     3.424    clk
    SLICE_X32Y78         FDRE                                         r  sum_reg[29]/C
                         clock pessimism              0.000     3.424    
                         clock uncertainty           -0.035     3.389    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.062     3.451    sum_reg[29]
  -------------------------------------------------------------------
                         required time                          3.451    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 -0.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 din[13]
                            (input port clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.274ns (22.865%)  route 0.924ns (77.135%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=1, unset)            0.924     0.924    din[13]
    SLICE_X32Y74         LUT2 (Prop_lut2_I0_O)        0.100     1.024 r  sum[15]_i_4/O
                         net (fo=1, routed)           0.000     1.024    sum[15]_i_4_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     1.198 r  sum_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.198    p_0_in[13]
    SLICE_X32Y74         FDRE                                         r  sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X32Y74         FDRE                                         r  sum_reg[13]/C
                         clock pessimism              0.000     0.973    
                         clock uncertainty            0.035     1.008    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.295     1.303    sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                 -0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X33Y72  addval_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X33Y72  addval_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X33Y72  addval_reg[0]/C



