// ddr4_wr_rd_altera_mm_interconnect_1920_6lb3vry.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ddr4_wr_rd_altera_mm_interconnect_1920_6lb3vry (
		input  wire [31:0]  wr_msgdma_0_mm_write_address,                             //                               wr_msgdma_0_mm_write.address
		output wire         wr_msgdma_0_mm_write_waitrequest,                         //                                                   .waitrequest
		input  wire [6:0]   wr_msgdma_0_mm_write_burstcount,                          //                                                   .burstcount
		input  wire [15:0]  wr_msgdma_0_mm_write_byteenable,                          //                                                   .byteenable
		input  wire         wr_msgdma_0_mm_write_write,                               //                                                   .write
		input  wire [127:0] wr_msgdma_0_mm_write_writedata,                           //                                                   .writedata
		output wire [12:0]  intel_onchip_memory_1_s1_address,                         //                           intel_onchip_memory_1_s1.address
		output wire         intel_onchip_memory_1_s1_write,                           //                                                   .write
		output wire [127:0] intel_onchip_memory_1_s1_writedata,                       //                                                   .writedata
		output wire [15:0]  intel_onchip_memory_1_s1_byteenable,                      //                                                   .byteenable
		output wire [20:0]  address_span_extender_2_windowed_slave_address,           //             address_span_extender_2_windowed_slave.address
		output wire         address_span_extender_2_windowed_slave_write,             //                                                   .write
		output wire         address_span_extender_2_windowed_slave_read,              //                                                   .read
		input  wire [127:0] address_span_extender_2_windowed_slave_readdata,          //                                                   .readdata
		output wire [127:0] address_span_extender_2_windowed_slave_writedata,         //                                                   .writedata
		output wire [6:0]   address_span_extender_2_windowed_slave_burstcount,        //                                                   .burstcount
		output wire [15:0]  address_span_extender_2_windowed_slave_byteenable,        //                                                   .byteenable
		input  wire         address_span_extender_2_windowed_slave_readdatavalid,     //                                                   .readdatavalid
		input  wire         address_span_extender_2_windowed_slave_waitrequest,       //                                                   .waitrequest
		input  wire         wr_msgdma_0_reset_n_reset_bridge_in_reset_reset,          //          wr_msgdma_0_reset_n_reset_bridge_in_reset.reset,        Reset Input
		input  wire         intel_onchip_memory_1_reset1_reset_bridge_in_reset_reset, // intel_onchip_memory_1_reset1_reset_bridge_in_reset.reset,        Reset Input
		input  wire         clock_bridge_0_out_clk_clk                                //                             clock_bridge_0_out_clk.clk,          Clock Input
	);

	wire          wr_msgdma_0_mm_write_translator_avalon_universal_master_0_waitrequest;   // wr_msgdma_0_mm_write_agent:av_waitrequest -> wr_msgdma_0_mm_write_translator:uav_waitrequest
	wire  [127:0] wr_msgdma_0_mm_write_translator_avalon_universal_master_0_readdata;      // wr_msgdma_0_mm_write_agent:av_readdata -> wr_msgdma_0_mm_write_translator:uav_readdata
	wire          wr_msgdma_0_mm_write_translator_avalon_universal_master_0_debugaccess;   // wr_msgdma_0_mm_write_translator:uav_debugaccess -> wr_msgdma_0_mm_write_agent:av_debugaccess
	wire   [31:0] wr_msgdma_0_mm_write_translator_avalon_universal_master_0_address;       // wr_msgdma_0_mm_write_translator:uav_address -> wr_msgdma_0_mm_write_agent:av_address
	wire          wr_msgdma_0_mm_write_translator_avalon_universal_master_0_read;          // wr_msgdma_0_mm_write_translator:uav_read -> wr_msgdma_0_mm_write_agent:av_read
	wire   [15:0] wr_msgdma_0_mm_write_translator_avalon_universal_master_0_byteenable;    // wr_msgdma_0_mm_write_translator:uav_byteenable -> wr_msgdma_0_mm_write_agent:av_byteenable
	wire          wr_msgdma_0_mm_write_translator_avalon_universal_master_0_readdatavalid; // wr_msgdma_0_mm_write_agent:av_readdatavalid -> wr_msgdma_0_mm_write_translator:uav_readdatavalid
	wire          wr_msgdma_0_mm_write_translator_avalon_universal_master_0_lock;          // wr_msgdma_0_mm_write_translator:uav_lock -> wr_msgdma_0_mm_write_agent:av_lock
	wire          wr_msgdma_0_mm_write_translator_avalon_universal_master_0_write;         // wr_msgdma_0_mm_write_translator:uav_write -> wr_msgdma_0_mm_write_agent:av_write
	wire  [127:0] wr_msgdma_0_mm_write_translator_avalon_universal_master_0_writedata;     // wr_msgdma_0_mm_write_translator:uav_writedata -> wr_msgdma_0_mm_write_agent:av_writedata
	wire   [10:0] wr_msgdma_0_mm_write_translator_avalon_universal_master_0_burstcount;    // wr_msgdma_0_mm_write_translator:uav_burstcount -> wr_msgdma_0_mm_write_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                       // rsp_mux:src_valid -> wr_msgdma_0_mm_write_agent:rp_valid
	wire  [241:0] rsp_mux_src_data;                                                        // rsp_mux:src_data -> wr_msgdma_0_mm_write_agent:rp_data
	wire          rsp_mux_src_ready;                                                       // wr_msgdma_0_mm_write_agent:rp_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                                     // rsp_mux:src_channel -> wr_msgdma_0_mm_write_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                               // rsp_mux:src_startofpacket -> wr_msgdma_0_mm_write_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                 // rsp_mux:src_endofpacket -> wr_msgdma_0_mm_write_agent:rp_endofpacket
	wire  [127:0] intel_onchip_memory_1_s1_agent_m0_readdata;                              // intel_onchip_memory_1_s1_translator:uav_readdata -> intel_onchip_memory_1_s1_agent:m0_readdata
	wire          intel_onchip_memory_1_s1_agent_m0_waitrequest;                           // intel_onchip_memory_1_s1_translator:uav_waitrequest -> intel_onchip_memory_1_s1_agent:m0_waitrequest
	wire          intel_onchip_memory_1_s1_agent_m0_debugaccess;                           // intel_onchip_memory_1_s1_agent:m0_debugaccess -> intel_onchip_memory_1_s1_translator:uav_debugaccess
	wire   [31:0] intel_onchip_memory_1_s1_agent_m0_address;                               // intel_onchip_memory_1_s1_agent:m0_address -> intel_onchip_memory_1_s1_translator:uav_address
	wire   [15:0] intel_onchip_memory_1_s1_agent_m0_byteenable;                            // intel_onchip_memory_1_s1_agent:m0_byteenable -> intel_onchip_memory_1_s1_translator:uav_byteenable
	wire          intel_onchip_memory_1_s1_agent_m0_read;                                  // intel_onchip_memory_1_s1_agent:m0_read -> intel_onchip_memory_1_s1_translator:uav_read
	wire          intel_onchip_memory_1_s1_agent_m0_readdatavalid;                         // intel_onchip_memory_1_s1_translator:uav_readdatavalid -> intel_onchip_memory_1_s1_agent:m0_readdatavalid
	wire          intel_onchip_memory_1_s1_agent_m0_lock;                                  // intel_onchip_memory_1_s1_agent:m0_lock -> intel_onchip_memory_1_s1_translator:uav_lock
	wire  [127:0] intel_onchip_memory_1_s1_agent_m0_writedata;                             // intel_onchip_memory_1_s1_agent:m0_writedata -> intel_onchip_memory_1_s1_translator:uav_writedata
	wire          intel_onchip_memory_1_s1_agent_m0_write;                                 // intel_onchip_memory_1_s1_agent:m0_write -> intel_onchip_memory_1_s1_translator:uav_write
	wire    [4:0] intel_onchip_memory_1_s1_agent_m0_burstcount;                            // intel_onchip_memory_1_s1_agent:m0_burstcount -> intel_onchip_memory_1_s1_translator:uav_burstcount
	wire          intel_onchip_memory_1_s1_agent_rf_source_valid;                          // intel_onchip_memory_1_s1_agent:rf_source_valid -> intel_onchip_memory_1_s1_agent_rsp_fifo:in_valid
	wire  [242:0] intel_onchip_memory_1_s1_agent_rf_source_data;                           // intel_onchip_memory_1_s1_agent:rf_source_data -> intel_onchip_memory_1_s1_agent_rsp_fifo:in_data
	wire          intel_onchip_memory_1_s1_agent_rf_source_ready;                          // intel_onchip_memory_1_s1_agent_rsp_fifo:in_ready -> intel_onchip_memory_1_s1_agent:rf_source_ready
	wire          intel_onchip_memory_1_s1_agent_rf_source_startofpacket;                  // intel_onchip_memory_1_s1_agent:rf_source_startofpacket -> intel_onchip_memory_1_s1_agent_rsp_fifo:in_startofpacket
	wire          intel_onchip_memory_1_s1_agent_rf_source_endofpacket;                    // intel_onchip_memory_1_s1_agent:rf_source_endofpacket -> intel_onchip_memory_1_s1_agent_rsp_fifo:in_endofpacket
	wire          intel_onchip_memory_1_s1_agent_rsp_fifo_out_valid;                       // intel_onchip_memory_1_s1_agent_rsp_fifo:out_valid -> intel_onchip_memory_1_s1_agent:rf_sink_valid
	wire  [242:0] intel_onchip_memory_1_s1_agent_rsp_fifo_out_data;                        // intel_onchip_memory_1_s1_agent_rsp_fifo:out_data -> intel_onchip_memory_1_s1_agent:rf_sink_data
	wire          intel_onchip_memory_1_s1_agent_rsp_fifo_out_ready;                       // intel_onchip_memory_1_s1_agent:rf_sink_ready -> intel_onchip_memory_1_s1_agent_rsp_fifo:out_ready
	wire          intel_onchip_memory_1_s1_agent_rsp_fifo_out_startofpacket;               // intel_onchip_memory_1_s1_agent_rsp_fifo:out_startofpacket -> intel_onchip_memory_1_s1_agent:rf_sink_startofpacket
	wire          intel_onchip_memory_1_s1_agent_rsp_fifo_out_endofpacket;                 // intel_onchip_memory_1_s1_agent_rsp_fifo:out_endofpacket -> intel_onchip_memory_1_s1_agent:rf_sink_endofpacket
	wire          intel_onchip_memory_1_s1_agent_rdata_fifo_src_valid;                     // intel_onchip_memory_1_s1_agent:rdata_fifo_src_valid -> intel_onchip_memory_1_s1_agent:rdata_fifo_sink_valid
	wire  [129:0] intel_onchip_memory_1_s1_agent_rdata_fifo_src_data;                      // intel_onchip_memory_1_s1_agent:rdata_fifo_src_data -> intel_onchip_memory_1_s1_agent:rdata_fifo_sink_data
	wire          intel_onchip_memory_1_s1_agent_rdata_fifo_src_ready;                     // intel_onchip_memory_1_s1_agent:rdata_fifo_sink_ready -> intel_onchip_memory_1_s1_agent:rdata_fifo_src_ready
	wire  [127:0] address_span_extender_2_windowed_slave_agent_m0_readdata;                // address_span_extender_2_windowed_slave_translator:uav_readdata -> address_span_extender_2_windowed_slave_agent:m0_readdata
	wire          address_span_extender_2_windowed_slave_agent_m0_waitrequest;             // address_span_extender_2_windowed_slave_translator:uav_waitrequest -> address_span_extender_2_windowed_slave_agent:m0_waitrequest
	wire          address_span_extender_2_windowed_slave_agent_m0_debugaccess;             // address_span_extender_2_windowed_slave_agent:m0_debugaccess -> address_span_extender_2_windowed_slave_translator:uav_debugaccess
	wire   [31:0] address_span_extender_2_windowed_slave_agent_m0_address;                 // address_span_extender_2_windowed_slave_agent:m0_address -> address_span_extender_2_windowed_slave_translator:uav_address
	wire   [15:0] address_span_extender_2_windowed_slave_agent_m0_byteenable;              // address_span_extender_2_windowed_slave_agent:m0_byteenable -> address_span_extender_2_windowed_slave_translator:uav_byteenable
	wire          address_span_extender_2_windowed_slave_agent_m0_read;                    // address_span_extender_2_windowed_slave_agent:m0_read -> address_span_extender_2_windowed_slave_translator:uav_read
	wire          address_span_extender_2_windowed_slave_agent_m0_readdatavalid;           // address_span_extender_2_windowed_slave_translator:uav_readdatavalid -> address_span_extender_2_windowed_slave_agent:m0_readdatavalid
	wire          address_span_extender_2_windowed_slave_agent_m0_lock;                    // address_span_extender_2_windowed_slave_agent:m0_lock -> address_span_extender_2_windowed_slave_translator:uav_lock
	wire  [127:0] address_span_extender_2_windowed_slave_agent_m0_writedata;               // address_span_extender_2_windowed_slave_agent:m0_writedata -> address_span_extender_2_windowed_slave_translator:uav_writedata
	wire          address_span_extender_2_windowed_slave_agent_m0_write;                   // address_span_extender_2_windowed_slave_agent:m0_write -> address_span_extender_2_windowed_slave_translator:uav_write
	wire   [10:0] address_span_extender_2_windowed_slave_agent_m0_burstcount;              // address_span_extender_2_windowed_slave_agent:m0_burstcount -> address_span_extender_2_windowed_slave_translator:uav_burstcount
	wire          address_span_extender_2_windowed_slave_agent_rf_source_valid;            // address_span_extender_2_windowed_slave_agent:rf_source_valid -> address_span_extender_2_windowed_slave_agent_rsp_fifo:in_valid
	wire  [242:0] address_span_extender_2_windowed_slave_agent_rf_source_data;             // address_span_extender_2_windowed_slave_agent:rf_source_data -> address_span_extender_2_windowed_slave_agent_rsp_fifo:in_data
	wire          address_span_extender_2_windowed_slave_agent_rf_source_ready;            // address_span_extender_2_windowed_slave_agent_rsp_fifo:in_ready -> address_span_extender_2_windowed_slave_agent:rf_source_ready
	wire          address_span_extender_2_windowed_slave_agent_rf_source_startofpacket;    // address_span_extender_2_windowed_slave_agent:rf_source_startofpacket -> address_span_extender_2_windowed_slave_agent_rsp_fifo:in_startofpacket
	wire          address_span_extender_2_windowed_slave_agent_rf_source_endofpacket;      // address_span_extender_2_windowed_slave_agent:rf_source_endofpacket -> address_span_extender_2_windowed_slave_agent_rsp_fifo:in_endofpacket
	wire          address_span_extender_2_windowed_slave_agent_rsp_fifo_out_valid;         // address_span_extender_2_windowed_slave_agent_rsp_fifo:out_valid -> address_span_extender_2_windowed_slave_agent:rf_sink_valid
	wire  [242:0] address_span_extender_2_windowed_slave_agent_rsp_fifo_out_data;          // address_span_extender_2_windowed_slave_agent_rsp_fifo:out_data -> address_span_extender_2_windowed_slave_agent:rf_sink_data
	wire          address_span_extender_2_windowed_slave_agent_rsp_fifo_out_ready;         // address_span_extender_2_windowed_slave_agent:rf_sink_ready -> address_span_extender_2_windowed_slave_agent_rsp_fifo:out_ready
	wire          address_span_extender_2_windowed_slave_agent_rsp_fifo_out_startofpacket; // address_span_extender_2_windowed_slave_agent_rsp_fifo:out_startofpacket -> address_span_extender_2_windowed_slave_agent:rf_sink_startofpacket
	wire          address_span_extender_2_windowed_slave_agent_rsp_fifo_out_endofpacket;   // address_span_extender_2_windowed_slave_agent_rsp_fifo:out_endofpacket -> address_span_extender_2_windowed_slave_agent:rf_sink_endofpacket
	wire          address_span_extender_2_windowed_slave_agent_rdata_fifo_src_valid;       // address_span_extender_2_windowed_slave_agent:rdata_fifo_src_valid -> address_span_extender_2_windowed_slave_agent:rdata_fifo_sink_valid
	wire  [129:0] address_span_extender_2_windowed_slave_agent_rdata_fifo_src_data;        // address_span_extender_2_windowed_slave_agent:rdata_fifo_src_data -> address_span_extender_2_windowed_slave_agent:rdata_fifo_sink_data
	wire          address_span_extender_2_windowed_slave_agent_rdata_fifo_src_ready;       // address_span_extender_2_windowed_slave_agent:rdata_fifo_sink_ready -> address_span_extender_2_windowed_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_001_src_valid;                                                   // cmd_mux_001:src_valid -> address_span_extender_2_windowed_slave_agent:cp_valid
	wire  [241:0] cmd_mux_001_src_data;                                                    // cmd_mux_001:src_data -> address_span_extender_2_windowed_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                   // address_span_extender_2_windowed_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [1:0] cmd_mux_001_src_channel;                                                 // cmd_mux_001:src_channel -> address_span_extender_2_windowed_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                           // cmd_mux_001:src_startofpacket -> address_span_extender_2_windowed_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                             // cmd_mux_001:src_endofpacket -> address_span_extender_2_windowed_slave_agent:cp_endofpacket
	wire          wr_msgdma_0_mm_write_agent_cp_valid;                                     // wr_msgdma_0_mm_write_agent:cp_valid -> router:sink_valid
	wire  [241:0] wr_msgdma_0_mm_write_agent_cp_data;                                      // wr_msgdma_0_mm_write_agent:cp_data -> router:sink_data
	wire          wr_msgdma_0_mm_write_agent_cp_ready;                                     // router:sink_ready -> wr_msgdma_0_mm_write_agent:cp_ready
	wire          wr_msgdma_0_mm_write_agent_cp_startofpacket;                             // wr_msgdma_0_mm_write_agent:cp_startofpacket -> router:sink_startofpacket
	wire          wr_msgdma_0_mm_write_agent_cp_endofpacket;                               // wr_msgdma_0_mm_write_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                        // router:src_valid -> cmd_demux:sink_valid
	wire  [241:0] router_src_data;                                                         // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                        // cmd_demux:sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                                      // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                  // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          intel_onchip_memory_1_s1_agent_rp_valid;                                 // intel_onchip_memory_1_s1_agent:rp_valid -> router_001:sink_valid
	wire  [241:0] intel_onchip_memory_1_s1_agent_rp_data;                                  // intel_onchip_memory_1_s1_agent:rp_data -> router_001:sink_data
	wire          intel_onchip_memory_1_s1_agent_rp_ready;                                 // router_001:sink_ready -> intel_onchip_memory_1_s1_agent:rp_ready
	wire          intel_onchip_memory_1_s1_agent_rp_startofpacket;                         // intel_onchip_memory_1_s1_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          intel_onchip_memory_1_s1_agent_rp_endofpacket;                           // intel_onchip_memory_1_s1_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                    // router_001:src_valid -> rsp_demux:sink_valid
	wire  [241:0] router_001_src_data;                                                     // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                                    // rsp_demux:sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                                  // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                            // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                              // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          address_span_extender_2_windowed_slave_agent_rp_valid;                   // address_span_extender_2_windowed_slave_agent:rp_valid -> router_002:sink_valid
	wire  [241:0] address_span_extender_2_windowed_slave_agent_rp_data;                    // address_span_extender_2_windowed_slave_agent:rp_data -> router_002:sink_data
	wire          address_span_extender_2_windowed_slave_agent_rp_ready;                   // router_002:sink_ready -> address_span_extender_2_windowed_slave_agent:rp_ready
	wire          address_span_extender_2_windowed_slave_agent_rp_startofpacket;           // address_span_extender_2_windowed_slave_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          address_span_extender_2_windowed_slave_agent_rp_endofpacket;             // address_span_extender_2_windowed_slave_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                    // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [241:0] router_002_src_data;                                                     // router_002:src_data -> rsp_demux_001:sink_data
	wire          router_002_src_ready;                                                    // rsp_demux_001:sink_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                                  // router_002:src_channel -> rsp_demux_001:sink_channel
	wire          router_002_src_startofpacket;                                            // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_002_src_endofpacket;                                              // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          cmd_mux_src_valid;                                                       // cmd_mux:src_valid -> intel_onchip_memory_1_s1_burst_adapter:sink0_valid
	wire  [241:0] cmd_mux_src_data;                                                        // cmd_mux:src_data -> intel_onchip_memory_1_s1_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                       // intel_onchip_memory_1_s1_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                                     // cmd_mux:src_channel -> intel_onchip_memory_1_s1_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                               // cmd_mux:src_startofpacket -> intel_onchip_memory_1_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                 // cmd_mux:src_endofpacket -> intel_onchip_memory_1_s1_burst_adapter:sink0_endofpacket
	wire          intel_onchip_memory_1_s1_burst_adapter_source0_valid;                    // intel_onchip_memory_1_s1_burst_adapter:source0_valid -> intel_onchip_memory_1_s1_agent:cp_valid
	wire  [241:0] intel_onchip_memory_1_s1_burst_adapter_source0_data;                     // intel_onchip_memory_1_s1_burst_adapter:source0_data -> intel_onchip_memory_1_s1_agent:cp_data
	wire          intel_onchip_memory_1_s1_burst_adapter_source0_ready;                    // intel_onchip_memory_1_s1_agent:cp_ready -> intel_onchip_memory_1_s1_burst_adapter:source0_ready
	wire    [1:0] intel_onchip_memory_1_s1_burst_adapter_source0_channel;                  // intel_onchip_memory_1_s1_burst_adapter:source0_channel -> intel_onchip_memory_1_s1_agent:cp_channel
	wire          intel_onchip_memory_1_s1_burst_adapter_source0_startofpacket;            // intel_onchip_memory_1_s1_burst_adapter:source0_startofpacket -> intel_onchip_memory_1_s1_agent:cp_startofpacket
	wire          intel_onchip_memory_1_s1_burst_adapter_source0_endofpacket;              // intel_onchip_memory_1_s1_burst_adapter:source0_endofpacket -> intel_onchip_memory_1_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                    // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [241:0] cmd_demux_src0_data;                                                     // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                    // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                                  // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                            // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                              // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                    // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [241:0] cmd_demux_src1_data;                                                     // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                    // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [1:0] cmd_demux_src1_channel;                                                  // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                            // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                              // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                    // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [241:0] rsp_demux_src0_data;                                                     // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                    // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                                  // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                            // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                              // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [241:0] rsp_demux_001_src0_data;                                                 // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [1:0] rsp_demux_001_src0_channel;                                              // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                        // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                          // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket

	ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (128),
		.AV_BURSTCOUNT_W             (7),
		.AV_BYTEENABLE_W             (16),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (11),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (16),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) wr_msgdma_0_mm_write_translator (
		.clk                    (clock_bridge_0_out_clk_clk),                                              //   input,    width = 1,                       clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                         //   input,    width = 1,                     reset.reset
		.uav_address            (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_address),       //  output,   width = 32, avalon_universal_master_0.address
		.uav_burstcount         (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_burstcount),    //  output,   width = 11,                          .burstcount
		.uav_read               (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_read),          //  output,    width = 1,                          .read
		.uav_write              (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_write),         //  output,    width = 1,                          .write
		.uav_waitrequest        (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_waitrequest),   //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_readdatavalid), //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_byteenable),    //  output,   width = 16,                          .byteenable
		.uav_readdata           (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_readdata),      //   input,  width = 128,                          .readdata
		.uav_writedata          (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_writedata),     //  output,  width = 128,                          .writedata
		.uav_lock               (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_lock),          //  output,    width = 1,                          .lock
		.uav_debugaccess        (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_debugaccess),   //  output,    width = 1,                          .debugaccess
		.av_address             (wr_msgdma_0_mm_write_address),                                            //   input,   width = 32,      avalon_anti_master_0.address
		.av_waitrequest         (wr_msgdma_0_mm_write_waitrequest),                                        //  output,    width = 1,                          .waitrequest
		.av_burstcount          (wr_msgdma_0_mm_write_burstcount),                                         //   input,    width = 7,                          .burstcount
		.av_byteenable          (wr_msgdma_0_mm_write_byteenable),                                         //   input,   width = 16,                          .byteenable
		.av_write               (wr_msgdma_0_mm_write_write),                                              //   input,    width = 1,                          .write
		.av_writedata           (wr_msgdma_0_mm_write_writedata),                                          //   input,  width = 128,                          .writedata
		.av_beginbursttransfer  (1'b0),                                                                    // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                    // (terminated),                                         
		.av_chipselect          (1'b0),                                                                    // (terminated),                                         
		.av_read                (1'b0),                                                                    // (terminated),                                         
		.av_readdata            (),                                                                        // (terminated),                                         
		.av_readdatavalid       (),                                                                        // (terminated),                                         
		.av_lock                (1'b0),                                                                    // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                    // (terminated),                                         
		.uav_outputenable       (1'b0),                                                                    // (terminated),                                         
		.uav_clken              (),                                                                        // (terminated),                                         
		.av_clken               (1'b1),                                                                    // (terminated),                                         
		.uav_response           (2'b00),                                                                   // (terminated),                                         
		.av_response            (),                                                                        // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                    // (terminated),                                         
		.av_writeresponsevalid  ()                                                                         // (terminated),                                         
	);

	ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) intel_onchip_memory_1_s1_translator (
		.clk                    (clock_bridge_0_out_clk_clk),                                                                                                            //   input,    width = 1,                      clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                                                                                       //   input,    width = 1,                    reset.reset
		.uav_address            (intel_onchip_memory_1_s1_agent_m0_address),                                                                                             //   input,   width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (intel_onchip_memory_1_s1_agent_m0_burstcount),                                                                                          //   input,    width = 5,                         .burstcount
		.uav_read               (intel_onchip_memory_1_s1_agent_m0_read),                                                                                                //   input,    width = 1,                         .read
		.uav_write              (intel_onchip_memory_1_s1_agent_m0_write),                                                                                               //   input,    width = 1,                         .write
		.uav_waitrequest        (intel_onchip_memory_1_s1_agent_m0_waitrequest),                                                                                         //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (intel_onchip_memory_1_s1_agent_m0_readdatavalid),                                                                                       //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (intel_onchip_memory_1_s1_agent_m0_byteenable),                                                                                          //   input,   width = 16,                         .byteenable
		.uav_readdata           (intel_onchip_memory_1_s1_agent_m0_readdata),                                                                                            //  output,  width = 128,                         .readdata
		.uav_writedata          (intel_onchip_memory_1_s1_agent_m0_writedata),                                                                                           //   input,  width = 128,                         .writedata
		.uav_lock               (intel_onchip_memory_1_s1_agent_m0_lock),                                                                                                //   input,    width = 1,                         .lock
		.uav_debugaccess        (intel_onchip_memory_1_s1_agent_m0_debugaccess),                                                                                         //   input,    width = 1,                         .debugaccess
		.av_address             (intel_onchip_memory_1_s1_address),                                                                                                      //  output,   width = 13,      avalon_anti_slave_0.address
		.av_write               (intel_onchip_memory_1_s1_write),                                                                                                        //  output,    width = 1,                         .write
		.av_writedata           (intel_onchip_memory_1_s1_writedata),                                                                                                    //  output,  width = 128,                         .writedata
		.av_byteenable          (intel_onchip_memory_1_s1_byteenable),                                                                                                   //  output,   width = 16,                         .byteenable
		.av_read                (),                                                                                                                                      // (terminated),                                        
		.av_readdata            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), // (terminated),                                        
		.av_begintransfer       (),                                                                                                                                      // (terminated),                                        
		.av_beginbursttransfer  (),                                                                                                                                      // (terminated),                                        
		.av_burstcount          (),                                                                                                                                      // (terminated),                                        
		.av_readdatavalid       (1'b0),                                                                                                                                  // (terminated),                                        
		.av_waitrequest         (1'b0),                                                                                                                                  // (terminated),                                        
		.av_writebyteenable     (),                                                                                                                                      // (terminated),                                        
		.av_lock                (),                                                                                                                                      // (terminated),                                        
		.av_chipselect          (),                                                                                                                                      // (terminated),                                        
		.av_clken               (),                                                                                                                                      // (terminated),                                        
		.uav_clken              (1'b0),                                                                                                                                  // (terminated),                                        
		.av_debugaccess         (),                                                                                                                                      // (terminated),                                        
		.av_outputenable        (),                                                                                                                                      // (terminated),                                        
		.uav_response           (),                                                                                                                                      // (terminated),                                        
		.av_response            (2'b00),                                                                                                                                 // (terminated),                                        
		.uav_writeresponsevalid (),                                                                                                                                      // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                                                                                   // (terminated),                                        
	);

	ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (21),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (7),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (11),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) address_span_extender_2_windowed_slave_translator (
		.clk                    (clock_bridge_0_out_clk_clk),                                    //   input,    width = 1,                      clk.clk
		.reset                  (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),               //   input,    width = 1,                    reset.reset
		.uav_address            (address_span_extender_2_windowed_slave_agent_m0_address),       //   input,   width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (address_span_extender_2_windowed_slave_agent_m0_burstcount),    //   input,   width = 11,                         .burstcount
		.uav_read               (address_span_extender_2_windowed_slave_agent_m0_read),          //   input,    width = 1,                         .read
		.uav_write              (address_span_extender_2_windowed_slave_agent_m0_write),         //   input,    width = 1,                         .write
		.uav_waitrequest        (address_span_extender_2_windowed_slave_agent_m0_waitrequest),   //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (address_span_extender_2_windowed_slave_agent_m0_readdatavalid), //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (address_span_extender_2_windowed_slave_agent_m0_byteenable),    //   input,   width = 16,                         .byteenable
		.uav_readdata           (address_span_extender_2_windowed_slave_agent_m0_readdata),      //  output,  width = 128,                         .readdata
		.uav_writedata          (address_span_extender_2_windowed_slave_agent_m0_writedata),     //   input,  width = 128,                         .writedata
		.uav_lock               (address_span_extender_2_windowed_slave_agent_m0_lock),          //   input,    width = 1,                         .lock
		.uav_debugaccess        (address_span_extender_2_windowed_slave_agent_m0_debugaccess),   //   input,    width = 1,                         .debugaccess
		.av_address             (address_span_extender_2_windowed_slave_address),                //  output,   width = 21,      avalon_anti_slave_0.address
		.av_write               (address_span_extender_2_windowed_slave_write),                  //  output,    width = 1,                         .write
		.av_read                (address_span_extender_2_windowed_slave_read),                   //  output,    width = 1,                         .read
		.av_readdata            (address_span_extender_2_windowed_slave_readdata),               //   input,  width = 128,                         .readdata
		.av_writedata           (address_span_extender_2_windowed_slave_writedata),              //  output,  width = 128,                         .writedata
		.av_burstcount          (address_span_extender_2_windowed_slave_burstcount),             //  output,    width = 7,                         .burstcount
		.av_byteenable          (address_span_extender_2_windowed_slave_byteenable),             //  output,   width = 16,                         .byteenable
		.av_readdatavalid       (address_span_extender_2_windowed_slave_readdatavalid),          //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (address_span_extender_2_windowed_slave_waitrequest),            //   input,    width = 1,                         .waitrequest
		.av_begintransfer       (),                                                              // (terminated),                                        
		.av_beginbursttransfer  (),                                                              // (terminated),                                        
		.av_writebyteenable     (),                                                              // (terminated),                                        
		.av_lock                (),                                                              // (terminated),                                        
		.av_chipselect          (),                                                              // (terminated),                                        
		.av_clken               (),                                                              // (terminated),                                        
		.uav_clken              (1'b0),                                                          // (terminated),                                        
		.av_debugaccess         (),                                                              // (terminated),                                        
		.av_outputenable        (),                                                              // (terminated),                                        
		.uav_response           (),                                                              // (terminated),                                        
		.av_response            (2'b00),                                                         // (terminated),                                        
		.uav_writeresponsevalid (),                                                              // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                           // (terminated),                                        
	);

	ddr4_wr_rd_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (226),
		.PKT_DOMAIN_H              (225),
		.PKT_DOMAIN_L              (224),
		.PKT_SNOOP_H               (223),
		.PKT_SNOOP_L               (220),
		.PKT_BARRIER_H             (219),
		.PKT_BARRIER_L             (218),
		.PKT_ORI_BURST_SIZE_H      (217),
		.PKT_ORI_BURST_SIZE_L      (215),
		.PKT_RESPONSE_STATUS_H     (214),
		.PKT_RESPONSE_STATUS_L     (213),
		.PKT_QOS_H                 (202),
		.PKT_QOS_L                 (202),
		.PKT_DATA_SIDEBAND_H       (200),
		.PKT_DATA_SIDEBAND_L       (200),
		.PKT_ADDR_SIDEBAND_H       (199),
		.PKT_ADDR_SIDEBAND_L       (199),
		.PKT_BURST_TYPE_H          (198),
		.PKT_BURST_TYPE_L          (197),
		.PKT_CACHE_H               (212),
		.PKT_CACHE_L               (209),
		.PKT_THREAD_ID_H           (205),
		.PKT_THREAD_ID_L           (205),
		.PKT_BURST_SIZE_H          (196),
		.PKT_BURST_SIZE_L          (194),
		.PKT_TRANS_EXCLUSIVE       (181),
		.PKT_TRANS_LOCK            (180),
		.PKT_BEGIN_BURST           (201),
		.PKT_PROTECTION_H          (208),
		.PKT_PROTECTION_L          (206),
		.PKT_BURSTWRAP_H           (193),
		.PKT_BURSTWRAP_L           (193),
		.PKT_BYTE_CNT_H            (192),
		.PKT_BYTE_CNT_L            (182),
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (203),
		.PKT_DEST_ID_H             (204),
		.PKT_DEST_ID_L             (204),
		.PKT_POISON_H              (227),
		.PKT_POISON_L              (227),
		.PKT_DATACHK_H             (228),
		.PKT_DATACHK_L             (228),
		.PKT_ADDRCHK_H             (231),
		.PKT_ADDRCHK_L             (230),
		.PKT_SAI_H                 (232),
		.PKT_SAI_L                 (232),
		.PKT_USER_DATA_H           (229),
		.PKT_USER_DATA_L           (229),
		.ST_DATA_W                 (242),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (11),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) wr_msgdma_0_mm_write_agent (
		.clk                   (clock_bridge_0_out_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset                 (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                         //   input,    width = 1, clk_reset.reset
		.av_address            (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_address),       //   input,   width = 32,        av.address
		.av_write              (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_writedata),     //   input,  width = 128,          .writedata
		.av_readdata           (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_readdata),      //  output,  width = 128,          .readdata
		.av_waitrequest        (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_byteenable),    //   input,   width = 16,          .byteenable
		.av_burstcount         (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_burstcount),    //   input,   width = 11,          .burstcount
		.av_debugaccess        (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (wr_msgdma_0_mm_write_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (wr_msgdma_0_mm_write_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (wr_msgdma_0_mm_write_agent_cp_data),                                      //  output,  width = 242,          .data
		.cp_startofpacket      (wr_msgdma_0_mm_write_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (wr_msgdma_0_mm_write_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (wr_msgdma_0_mm_write_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_src_valid),                                                       //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_src_data),                                                        //   input,  width = 242,          .data
		.rp_channel            (rsp_mux_src_channel),                                                     //   input,    width = 2,          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                       //  output,    width = 1,          .ready
		.av_response           (),                                                                        // (terminated),                         
		.av_writeresponsevalid ()                                                                         // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (217),
		.PKT_ORI_BURST_SIZE_L      (215),
		.PKT_RESPONSE_STATUS_H     (214),
		.PKT_RESPONSE_STATUS_L     (213),
		.PKT_BURST_SIZE_H          (196),
		.PKT_BURST_SIZE_L          (194),
		.PKT_TRANS_LOCK            (180),
		.PKT_BEGIN_BURST           (201),
		.PKT_PROTECTION_H          (208),
		.PKT_PROTECTION_L          (206),
		.PKT_BURSTWRAP_H           (193),
		.PKT_BURSTWRAP_L           (193),
		.PKT_BYTE_CNT_H            (192),
		.PKT_BYTE_CNT_L            (182),
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (203),
		.PKT_DEST_ID_H             (204),
		.PKT_DEST_ID_L             (204),
		.PKT_POISON_H              (227),
		.PKT_POISON_L              (227),
		.PKT_DATACHK_H             (228),
		.PKT_DATACHK_L             (228),
		.PKT_SAI_H                 (232),
		.PKT_SAI_L                 (232),
		.PKT_ADDRCHK_H             (231),
		.PKT_ADDRCHK_L             (230),
		.PKT_USER_DATA_H           (229),
		.PKT_USER_DATA_L           (229),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (242),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) intel_onchip_memory_1_s1_agent (
		.clk                     (clock_bridge_0_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),              //   input,    width = 1,       clk_reset.reset
		.m0_address              (intel_onchip_memory_1_s1_agent_m0_address),                    //  output,   width = 32,              m0.address
		.m0_burstcount           (intel_onchip_memory_1_s1_agent_m0_burstcount),                 //  output,    width = 5,                .burstcount
		.m0_byteenable           (intel_onchip_memory_1_s1_agent_m0_byteenable),                 //  output,   width = 16,                .byteenable
		.m0_debugaccess          (intel_onchip_memory_1_s1_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (intel_onchip_memory_1_s1_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (intel_onchip_memory_1_s1_agent_m0_readdata),                   //   input,  width = 128,                .readdata
		.m0_readdatavalid        (intel_onchip_memory_1_s1_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (intel_onchip_memory_1_s1_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (intel_onchip_memory_1_s1_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (intel_onchip_memory_1_s1_agent_m0_writedata),                  //  output,  width = 128,                .writedata
		.m0_write                (intel_onchip_memory_1_s1_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (intel_onchip_memory_1_s1_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (intel_onchip_memory_1_s1_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (intel_onchip_memory_1_s1_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (intel_onchip_memory_1_s1_agent_rp_data),                       //  output,  width = 242,                .data
		.rp_startofpacket        (intel_onchip_memory_1_s1_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (intel_onchip_memory_1_s1_burst_adapter_source0_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (intel_onchip_memory_1_s1_burst_adapter_source0_valid),         //   input,    width = 1,                .valid
		.cp_data                 (intel_onchip_memory_1_s1_burst_adapter_source0_data),          //   input,  width = 242,                .data
		.cp_startofpacket        (intel_onchip_memory_1_s1_burst_adapter_source0_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (intel_onchip_memory_1_s1_burst_adapter_source0_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (intel_onchip_memory_1_s1_burst_adapter_source0_channel),       //   input,    width = 2,                .channel
		.rf_sink_ready           (intel_onchip_memory_1_s1_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (intel_onchip_memory_1_s1_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (intel_onchip_memory_1_s1_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (intel_onchip_memory_1_s1_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (intel_onchip_memory_1_s1_agent_rsp_fifo_out_data),             //   input,  width = 243,                .data
		.rf_source_ready         (intel_onchip_memory_1_s1_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (intel_onchip_memory_1_s1_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (intel_onchip_memory_1_s1_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (intel_onchip_memory_1_s1_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (intel_onchip_memory_1_s1_agent_rf_source_data),                //  output,  width = 243,                .data
		.rdata_fifo_sink_ready   (intel_onchip_memory_1_s1_agent_rdata_fifo_src_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (intel_onchip_memory_1_s1_agent_rdata_fifo_src_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (intel_onchip_memory_1_s1_agent_rdata_fifo_src_data),           //   input,  width = 130,                .data
		.rdata_fifo_src_ready    (intel_onchip_memory_1_s1_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (intel_onchip_memory_1_s1_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (intel_onchip_memory_1_s1_agent_rdata_fifo_src_data),           //  output,  width = 130,                .data
		.m0_response             (2'b00),                                                        // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                         // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                          // (terminated),                               
	);

	ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (243),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) intel_onchip_memory_1_s1_agent_rsp_fifo (
		.clk               (clock_bridge_0_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset             (intel_onchip_memory_1_reset1_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.in_data           (intel_onchip_memory_1_s1_agent_rf_source_data),             //   input,  width = 243,        in.data
		.in_valid          (intel_onchip_memory_1_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (intel_onchip_memory_1_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (intel_onchip_memory_1_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (intel_onchip_memory_1_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (intel_onchip_memory_1_s1_agent_rsp_fifo_out_data),          //  output,  width = 243,       out.data
		.out_valid         (intel_onchip_memory_1_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (intel_onchip_memory_1_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (intel_onchip_memory_1_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (intel_onchip_memory_1_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (217),
		.PKT_ORI_BURST_SIZE_L      (215),
		.PKT_RESPONSE_STATUS_H     (214),
		.PKT_RESPONSE_STATUS_L     (213),
		.PKT_BURST_SIZE_H          (196),
		.PKT_BURST_SIZE_L          (194),
		.PKT_TRANS_LOCK            (180),
		.PKT_BEGIN_BURST           (201),
		.PKT_PROTECTION_H          (208),
		.PKT_PROTECTION_L          (206),
		.PKT_BURSTWRAP_H           (193),
		.PKT_BURSTWRAP_L           (193),
		.PKT_BYTE_CNT_H            (192),
		.PKT_BYTE_CNT_L            (182),
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (203),
		.PKT_SRC_ID_L              (203),
		.PKT_DEST_ID_H             (204),
		.PKT_DEST_ID_L             (204),
		.PKT_POISON_H              (227),
		.PKT_POISON_L              (227),
		.PKT_DATACHK_H             (228),
		.PKT_DATACHK_L             (228),
		.PKT_SAI_H                 (232),
		.PKT_SAI_L                 (232),
		.PKT_ADDRCHK_H             (231),
		.PKT_ADDRCHK_L             (230),
		.PKT_USER_DATA_H           (229),
		.PKT_USER_DATA_L           (229),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (242),
		.AVS_BURSTCOUNT_W          (11),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) address_span_extender_2_windowed_slave_agent (
		.clk                     (clock_bridge_0_out_clk_clk),                                              //   input,    width = 1,             clk.clk
		.reset                   (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),                         //   input,    width = 1,       clk_reset.reset
		.m0_address              (address_span_extender_2_windowed_slave_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (address_span_extender_2_windowed_slave_agent_m0_burstcount),              //  output,   width = 11,                .burstcount
		.m0_byteenable           (address_span_extender_2_windowed_slave_agent_m0_byteenable),              //  output,   width = 16,                .byteenable
		.m0_debugaccess          (address_span_extender_2_windowed_slave_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (address_span_extender_2_windowed_slave_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (address_span_extender_2_windowed_slave_agent_m0_readdata),                //   input,  width = 128,                .readdata
		.m0_readdatavalid        (address_span_extender_2_windowed_slave_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (address_span_extender_2_windowed_slave_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (address_span_extender_2_windowed_slave_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (address_span_extender_2_windowed_slave_agent_m0_writedata),               //  output,  width = 128,                .writedata
		.m0_write                (address_span_extender_2_windowed_slave_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (address_span_extender_2_windowed_slave_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (address_span_extender_2_windowed_slave_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (address_span_extender_2_windowed_slave_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (address_span_extender_2_windowed_slave_agent_rp_data),                    //  output,  width = 242,                .data
		.rp_startofpacket        (address_span_extender_2_windowed_slave_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                                    //   input,  width = 242,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                                 //   input,    width = 2,                .channel
		.rf_sink_ready           (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_data),          //   input,  width = 243,                .data
		.rf_source_ready         (address_span_extender_2_windowed_slave_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (address_span_extender_2_windowed_slave_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (address_span_extender_2_windowed_slave_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (address_span_extender_2_windowed_slave_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (address_span_extender_2_windowed_slave_agent_rf_source_data),             //  output,  width = 243,                .data
		.rdata_fifo_sink_ready   (address_span_extender_2_windowed_slave_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (address_span_extender_2_windowed_slave_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (address_span_extender_2_windowed_slave_agent_rdata_fifo_src_data),        //   input,  width = 130,                .data
		.rdata_fifo_src_ready    (address_span_extender_2_windowed_slave_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (address_span_extender_2_windowed_slave_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (address_span_extender_2_windowed_slave_agent_rdata_fifo_src_data),        //  output,  width = 130,                .data
		.m0_response             (2'b00),                                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                     // (terminated),                               
	);

	ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (243),
		.FIFO_DEPTH          (65),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) address_span_extender_2_windowed_slave_agent_rsp_fifo (
		.clk               (clock_bridge_0_out_clk_clk),                                              //   input,    width = 1,       clk.clk
		.reset             (intel_onchip_memory_1_reset1_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.in_data           (address_span_extender_2_windowed_slave_agent_rf_source_data),             //   input,  width = 243,        in.data
		.in_valid          (address_span_extender_2_windowed_slave_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (address_span_extender_2_windowed_slave_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (address_span_extender_2_windowed_slave_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (address_span_extender_2_windowed_slave_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_data),          //  output,  width = 243,       out.data
		.out_valid         (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (address_span_extender_2_windowed_slave_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                   // (terminated),                         
		.csr_read          (1'b0),                                                                    // (terminated),                         
		.csr_write         (1'b0),                                                                    // (terminated),                         
		.csr_readdata      (),                                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                    // (terminated),                         
		.almost_full_data  (),                                                                        // (terminated),                         
		.almost_empty_data (),                                                                        // (terminated),                         
		.in_empty          (1'b0),                                                                    // (terminated),                         
		.out_empty         (),                                                                        // (terminated),                         
		.in_error          (1'b0),                                                                    // (terminated),                         
		.out_error         (),                                                                        // (terminated),                         
		.in_channel        (1'b0),                                                                    // (terminated),                         
		.out_channel       ()                                                                         // (terminated),                         
	);

	ddr4_wr_rd_altera_merlin_router_1921_h2hawyy router (
		.sink_ready         (wr_msgdma_0_mm_write_agent_cp_ready),             //  output,    width = 1,      sink.ready
		.sink_valid         (wr_msgdma_0_mm_write_agent_cp_valid),             //   input,    width = 1,          .valid
		.sink_data          (wr_msgdma_0_mm_write_agent_cp_data),              //   input,  width = 242,          .data
		.sink_startofpacket (wr_msgdma_0_mm_write_agent_cp_startofpacket),     //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (wr_msgdma_0_mm_write_agent_cp_endofpacket),       //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                 //  output,  width = 242,          .data
		.src_channel        (router_src_channel),                              //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_router_1921_h43qxpi router_001 (
		.sink_ready         (intel_onchip_memory_1_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (intel_onchip_memory_1_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (intel_onchip_memory_1_s1_agent_rp_data),          //   input,  width = 242,          .data
		.sink_startofpacket (intel_onchip_memory_1_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (intel_onchip_memory_1_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                             //  output,  width = 242,          .data
		.src_channel        (router_001_src_channel),                          //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_router_1921_h43qxpi router_002 (
		.sink_ready         (address_span_extender_2_windowed_slave_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (address_span_extender_2_windowed_slave_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (address_span_extender_2_windowed_slave_agent_rp_data),          //   input,  width = 242,          .data
		.sink_startofpacket (address_span_extender_2_windowed_slave_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (address_span_extender_2_windowed_slave_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_bridge_0_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),               //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                          //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                          //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                           //  output,  width = 242,          .data
		.src_channel        (router_002_src_channel),                                        //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                     //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai #(
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_BEGIN_BURST           (201),
		.PKT_BYTE_CNT_H            (192),
		.PKT_BYTE_CNT_L            (182),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_BURST_SIZE_H          (196),
		.PKT_BURST_SIZE_L          (194),
		.PKT_BURST_TYPE_H          (198),
		.PKT_BURST_TYPE_L          (197),
		.PKT_BURSTWRAP_H           (193),
		.PKT_BURSTWRAP_L           (193),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (242),
		.ST_CHANNEL_W              (2),
		.OUT_BYTE_CNT_H            (186),
		.OUT_BURSTWRAP_H           (193),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (1)
	) intel_onchip_memory_1_s1_burst_adapter (
		.clk                   (clock_bridge_0_out_clk_clk),                                   //   input,    width = 1,       cr0.clk
		.reset                 (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset),              //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                            //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                             //   input,  width = 242,          .data
		.sink0_channel         (cmd_mux_src_channel),                                          //   input,    width = 2,          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                            //  output,    width = 1,          .ready
		.source0_valid         (intel_onchip_memory_1_s1_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (intel_onchip_memory_1_s1_burst_adapter_source0_data),          //  output,  width = 242,          .data
		.source0_channel       (intel_onchip_memory_1_s1_burst_adapter_source0_channel),       //  output,    width = 2,          .channel
		.source0_startofpacket (intel_onchip_memory_1_s1_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (intel_onchip_memory_1_s1_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (intel_onchip_memory_1_s1_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	ddr4_wr_rd_altera_merlin_demultiplexer_1921_klex2oi cmd_demux (
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_src_ready),                                //  output,    width = 1,      sink.ready
		.sink_channel       (router_src_channel),                              //   input,    width = 2,          .channel
		.sink_data          (router_src_data),                                 //   input,  width = 242,          .data
		.sink_startofpacket (router_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink_valid         (router_src_valid),                                //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                             //  output,  width = 242,          .data
		.src0_channel       (cmd_demux_src0_channel),                          //  output,    width = 2,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                            //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_src1_valid),                            //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_src1_data),                             //  output,  width = 242,          .data
		.src1_channel       (cmd_demux_src1_channel),                          //  output,    width = 2,          .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey cmd_mux (
		.clk                 (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset               (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                //  output,  width = 242,          .data
		.src_channel         (cmd_mux_src_channel),                             //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                          //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src0_data),                             //   input,  width = 242,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey cmd_mux_001 (
		.clk                 (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset               (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                           //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                            //  output,  width = 242,          .data
		.src_channel         (cmd_mux_001_src_channel),                         //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                     //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                          //   input,    width = 2,          .channel
		.sink0_data          (cmd_demux_src1_data),                             //   input,  width = 242,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_demultiplexer_1921_nwqillq rsp_demux (
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                            //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                          //   input,    width = 2,          .channel
		.sink_data          (router_001_src_data),                             //   input,  width = 242,          .data
		.sink_startofpacket (router_001_src_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                            //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                             //  output,  width = 242,          .data
		.src0_channel       (rsp_demux_src0_channel),                          //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_demultiplexer_1921_nwqillq rsp_demux_001 (
		.clk                (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset              (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                            //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                          //   input,    width = 2,          .channel
		.sink_data          (router_002_src_data),                             //   input,  width = 242,          .data
		.sink_startofpacket (router_002_src_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                            //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                        //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                        //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                         //  output,  width = 242,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                      //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                   //  output,    width = 1,          .endofpacket
	);

	ddr4_wr_rd_altera_merlin_multiplexer_1922_slxoffy rsp_mux (
		.clk                 (clock_bridge_0_out_clk_clk),                      //   input,    width = 1,       clk.clk
		.reset               (wr_msgdma_0_reset_n_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                //  output,  width = 242,          .data
		.src_channel         (rsp_mux_src_channel),                             //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                          //   input,    width = 2,          .channel
		.sink0_data          (rsp_demux_src0_data),                             //   input,  width = 242,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                        //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                        //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                      //   input,    width = 2,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                         //   input,  width = 242,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                   //   input,    width = 1,          .endofpacket
	);

endmodule
