
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `tcl edalize_yosys_template.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v' to AST representation.
Storing AST representation for module `$abstract\serv_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_csr.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_if.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_top.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_top.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/arbiter.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/priority_encoder.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_arb_mux.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\axis_arb_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_async_fifo.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_arbiter.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_arbiter.v' to AST representation.
Storing AST representation for module `$abstract\serving_arbiter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_mux.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_mux.v' to AST representation.
Storing AST representation for module `$abstract\serving_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_ram.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_ram.v' to AST representation.
Storing AST representation for module `$abstract\serving_ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving.v' to AST representation.
Storing AST representation for module `$abstract\serving'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: src/corescore_0/rtl/wb2axis.v
Parsing Verilog input from `src/corescore_0/rtl/wb2axis.v' to AST representation.
Storing AST representation for module `$abstract\wb2axis'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: src/corescore_0/rtl/base.v
Parsing Verilog input from `src/corescore_0/rtl/base.v' to AST representation.
Storing AST representation for module `$abstract\base'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: src/corescore_0/rtl/emitter_uart.v
Parsing Verilog input from `src/corescore_0/rtl/emitter_uart.v' to AST representation.
Storing AST representation for module `$abstract\emitter_uart'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: src/corescore_0/rtl/corescore_gowin_yosys.v
Parsing Verilog input from `src/corescore_0/rtl/corescore_gowin_yosys.v' to AST representation.
Storing AST representation for module `$abstract\corescore_gowin_yosys'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: src/corescore_0/rtl/gw2a18_clk_gen.v
Parsing Verilog input from `src/corescore_0/rtl/gw2a18_clk_gen.v' to AST representation.
Storing AST representation for module `$abstract\clkgen'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: src/corescore-corescorecore_0/corescorecore.v
Parsing Verilog input from `src/corescore-corescorecore_0/corescorecore.v' to AST representation.
Storing AST representation for module `$abstract\corescorecore'.
Successfully finished Verilog frontend.

28. Executing SYNTH_GOWIN pass.

28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

28.3. Executing HIERARCHY pass (managing design hierarchy).

28.4. Executing AST frontend in derive mode using pre-parsed AST for module `\corescore_gowin_yosys'.
Generating RTLIL representation for module `\corescore_gowin_yosys'.

28.4.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\emitter_uart'.
Generating RTLIL representation for module `\emitter_uart'.

28.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\corescorecore'.
Generating RTLIL representation for module `\corescorecore'.

28.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clkgen'.
Generating RTLIL representation for module `\clkgen'.
src/corescore_0/rtl/gw2a18_clk_gen.v:63: Warning: Identifier `\clk_54' is implicitly declared.
src/corescore_0/rtl/gw2a18_clk_gen.v:64: Warning: Identifier `\clk_108' is implicitly declared.

28.4.5. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:     \clkgen
Parameter \S_COUNT = 50
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928

28.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_arb_mux'.
Parameter \S_COUNT = 50
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$17675f496c0f425cc88e588a6586d619257605b6\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$06e452158890c11e3034004b9955e1b14f3b287e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$b92177639916aadf4ae780cd2674ffad07bad577\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c1752925c894e836aacbf002506189702869b8b2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$87229684cdd249854de4f1a34a5e886ae5888675\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$073300fb16c043819b11d630c08752b251659e86\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$64bd0fdd218743947e184567838b6fc73e111621\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$7f924f35a5e2f58881d24fc6977e718246938553\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base'.

28.4.57. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:     \clkgen
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving'.

28.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\wb2axis'.
Generating RTLIL representation for module `\wb2axis'.
Parameter \PORTS = 50
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928

28.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 50
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.64. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.67. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.68. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.69. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4b57e5c50c967505f149275772291764df87f653\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.70. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.71. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.72. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.73. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.74. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.75. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$429d804981ece53a699f73b928b375939d1950b9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.76. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.77. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.78. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.79. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.80. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.81. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.82. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.83. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.84. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.85. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.86. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.87. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.88. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.89. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.90. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.91. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.92. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.93. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.94. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.95. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.96. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.97. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.98. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.99. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.100. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.101. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.102. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.103. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.104. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.105. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.106. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.107. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.108. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.109. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving'.

28.4.110. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:     \clkgen
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0

28.4.111. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Generating RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0

28.4.112. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 8
Parameter \csr_regs = 0
Generating RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000

28.4.113. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram'.
Preloading $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram from core_49.hex
Preloading $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram from core_49.hex

28.4.114. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_mux'.
Generating RTLIL representation for module `\serving_mux'.

28.4.115. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_arbiter'.
Generating RTLIL representation for module `\serving_arbiter'.
Parameter \WIDTH = 50
Parameter \LSB_PRIORITY = 1212761928

28.4.116. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 50
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder'.
Parameter \WIDTH = 50
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000

28.4.117. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram'.
Preloading $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram from core_48.hex
Preloading $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram from core_48.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000

28.4.118. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram'.
Preloading $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram from core_47.hex
Preloading $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram from core_47.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000

28.4.119. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram'.
Preloading $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram from core_46.hex
Preloading $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram from core_46.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000

28.4.120. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram'.
Preloading $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram from core_45.hex
Preloading $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram from core_45.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000

28.4.121. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram'.
Preloading $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram from core_44.hex
Preloading $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram from core_44.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000

28.4.122. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram'.
Preloading $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram from core_43.hex
Preloading $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram from core_43.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000

28.4.123. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram'.
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000

28.4.124. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram'.
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000

28.4.125. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram'.
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000

28.4.126. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram'.
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000

28.4.127. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram'.
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000

28.4.128. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram'.
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000

28.4.129. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram'.
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000

28.4.130. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram'.
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000

28.4.131. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram'.
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000

28.4.132. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram'.
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000

28.4.133. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram'.
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000

28.4.134. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram'.
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000

28.4.135. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram'.
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000

28.4.136. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram'.
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000

28.4.137. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram'.
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000

28.4.138. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram'.
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000

28.4.139. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram'.
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000

28.4.140. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram'.
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000

28.4.141. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram'.
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000

28.4.142. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram'.
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000

28.4.143. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram'.
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000

28.4.144. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram'.
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000

28.4.145. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram'.
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000

28.4.146. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram'.
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000

28.4.147. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram'.
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000

28.4.148. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram'.
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000

28.4.149. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram'.
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000

28.4.150. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram'.
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000

28.4.151. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram'.
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000

28.4.152. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram'.
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000

28.4.153. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram'.
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000

28.4.154. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram'.
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000

28.4.155. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram'.
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000

28.4.156. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram'.
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000

28.4.157. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram'.
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000

28.4.158. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram'.
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000

28.4.159. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram'.
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000

28.4.160. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram'.
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000

28.4.161. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram'.
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000

28.4.162. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram'.
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000

28.4.163. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram'.
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000

28.4.164. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram'.
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000

28.4.165. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram'.
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex

28.4.166. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WITH_CSR = 0

28.4.167. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WITH_CSR = 0

28.4.168. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000'.

28.4.169. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0

28.4.170. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl'.

28.4.171. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

28.4.172. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \WITH_CSR = 0

28.4.173. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928

28.4.174. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.

28.4.175. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928

28.4.176. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.

28.4.177. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_shift'.
Generating RTLIL representation for module `\serv_shift'.

28.4.178. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928

28.4.179. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.

28.4.180. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928

28.4.181. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.

28.4.182. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928

28.4.183. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.

28.4.184. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen

28.4.185. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux
Used module:             $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter
Used module:                 $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Removing unused module `$abstract\corescorecore'.
Removing unused module `$abstract\clkgen'.
Removing unused module `$abstract\corescore_gowin_yosys'.
Removing unused module `$abstract\emitter_uart'.
Removing unused module `$abstract\base'.
Removing unused module `$abstract\wb2axis'.
Removing unused module `$abstract\serving'.
Removing unused module `$abstract\serving_ram'.
Removing unused module `$abstract\serving_mux'.
Removing unused module `$abstract\serving_arbiter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\axis_arb_mux'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_shift'.
Removed 27 unused modules.
Module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4b57e5c50c967505f149275772291764df87f653\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$073300fb16c043819b11d630c08752b251659e86\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c1752925c894e836aacbf002506189702869b8b2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base directly or indirectly displays text -> setting "keep" attribute.
Module corescorecore directly or indirectly displays text -> setting "keep" attribute.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram directly or indirectly displays text -> setting "keep" attribute.

28.5. Executing PROC pass (convert processes to netlists).

28.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1724'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1692'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1660'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1628'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1596'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1564'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1532'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1500'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1468'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1436'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1404'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1372'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1340'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1308'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1276'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1244'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1212'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1180'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1148'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1116'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1084'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1052'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1020'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$988'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$956'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$924'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$892'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$860'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$828'.
Found and cleaned up 1 empty switch in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$796'.
Found and cleaned up 1 empty switch in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$764'.
Found and cleaned up 1 empty switch in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$732'.
Found and cleaned up 1 empty switch in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$700'.
Found and cleaned up 1 empty switch in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$668'.
Found and cleaned up 1 empty switch in `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$636'.
Found and cleaned up 1 empty switch in `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$588'.
Found and cleaned up 4 empty switches in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2172'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2140'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2108'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2076'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2044'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2012'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1980'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1948'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1916'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1884'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1852'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1820'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1788'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1756'.
Cleaned up 55 empty switches.

28.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1715 in module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1683 in module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1651 in module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1619 in module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1587 in module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1555 in module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1523 in module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1491 in module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1459 in module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1427 in module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1395 in module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1363 in module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1331 in module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1299 in module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1267 in module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1235 in module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1203 in module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1171 in module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1139 in module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1107 in module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1075 in module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1043 in module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1011 in module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$979 in module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$947 in module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$915 in module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$883 in module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$851 in module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$819 in module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$787 in module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$755 in module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$723 in module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$691 in module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$659 in module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$627 in module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$579 in module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432 in module $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.
Marked 4 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419 in module $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.
Marked 2 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393 in module $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.
Marked 3 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390 in module $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.
Marked 1 switch rules as full_case in process $proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353 in module clkgen.
Marked 3 switch rules as full_case in process $proc$src/corescore_0/rtl/emitter_uart.v:28$342 in module emitter_uart.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188 in module DFFS.
Marked 1 switch rules as full_case in process $proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256 in module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2163 in module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2131 in module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2099 in module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2067 in module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2035 in module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2003 in module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1971 in module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1939 in module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1907 in module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1875 in module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1843 in module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1811 in module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1779 in module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1747 in module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Removed a total of 0 dead cases.

28.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 68 redundant assignments.
Promoted 457 assignments to connections.

28.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
  Set init value: \mask_reg = 50'00000000000000000000000000000000000000000000000000
Found init rule in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
  Set init value: \grant_encoded_reg = 6'000000
Found init rule in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
  Set init value: \grant_reg = 50'00000000000000000000000000000000000000000000000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
  Set init value: \temp_m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
  Set init value: \temp_m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
  Set init value: \m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
  Set init value: \m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
  Set init value: \Q = 1'0

28.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \final_rst in `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.

28.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~320 debug messages>

28.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1724'.
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1721
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_DATA[7:0]$1720
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_ADDR[7:0]$1719
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1692'.
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1689
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_DATA[7:0]$1688
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_ADDR[7:0]$1687
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1660'.
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1657
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_DATA[7:0]$1656
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_ADDR[7:0]$1655
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1628'.
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1625
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_DATA[7:0]$1624
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_ADDR[7:0]$1623
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1596'.
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1593
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_DATA[7:0]$1592
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_ADDR[7:0]$1591
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1564'.
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1561
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_DATA[7:0]$1560
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_ADDR[7:0]$1559
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1532'.
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1529
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_DATA[7:0]$1528
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_ADDR[7:0]$1527
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1500'.
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1497
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_DATA[7:0]$1496
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_ADDR[7:0]$1495
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1468'.
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1465
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_DATA[7:0]$1464
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_ADDR[7:0]$1463
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1436'.
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1433
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_DATA[7:0]$1432
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_ADDR[7:0]$1431
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1404'.
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1401
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_DATA[7:0]$1400
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_ADDR[7:0]$1399
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1372'.
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1369
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_DATA[7:0]$1368
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_ADDR[7:0]$1367
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1340'.
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1337
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_DATA[7:0]$1336
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_ADDR[7:0]$1335
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1308'.
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1305
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_DATA[7:0]$1304
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_ADDR[7:0]$1303
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1276'.
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1273
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_DATA[7:0]$1272
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_ADDR[7:0]$1271
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1244'.
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1241
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_DATA[7:0]$1240
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_ADDR[7:0]$1239
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1212'.
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1209
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_DATA[7:0]$1208
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_ADDR[7:0]$1207
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1180'.
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1177
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_DATA[7:0]$1176
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_ADDR[7:0]$1175
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1148'.
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1145
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_DATA[7:0]$1144
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_ADDR[7:0]$1143
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1116'.
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1113
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_DATA[7:0]$1112
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_ADDR[7:0]$1111
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1084'.
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1081
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_DATA[7:0]$1080
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_ADDR[7:0]$1079
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1052'.
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1049
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_DATA[7:0]$1048
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_ADDR[7:0]$1047
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1020'.
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1017
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_DATA[7:0]$1016
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_ADDR[7:0]$1015
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$988'.
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$985
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_DATA[7:0]$984
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_ADDR[7:0]$983
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$956'.
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$953
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_DATA[7:0]$952
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_ADDR[7:0]$951
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$924'.
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$921
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_DATA[7:0]$920
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_ADDR[7:0]$919
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$892'.
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$889
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_DATA[7:0]$888
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_ADDR[7:0]$887
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$860'.
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$857
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_DATA[7:0]$856
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_ADDR[7:0]$855
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$828'.
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$825
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_DATA[7:0]$824
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_ADDR[7:0]$823
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$796'.
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$793
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_DATA[7:0]$792
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_ADDR[7:0]$791
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$764'.
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$761
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_DATA[7:0]$760
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_ADDR[7:0]$759
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$732'.
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$729
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_DATA[7:0]$728
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_ADDR[7:0]$727
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$700'.
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$697
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_DATA[7:0]$696
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_ADDR[7:0]$695
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$668'.
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$665
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_DATA[7:0]$664
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_ADDR[7:0]$663
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$636'.
Creating decoders for process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$633
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_DATA[7:0]$632
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_ADDR[7:0]$631
Creating decoders for process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$588'.
Creating decoders for process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$585
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_DATA[7:0]$584
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_ADDR[7:0]$583
Creating decoders for process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$557'.
     1/1: $0\rdata1[6:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:77$556'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:55$554'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
     1/4: $0\rdata0[7:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
     1/2: $0\wgo[0:0]
     2/2: $0\wcnt[4:0]
Creating decoders for process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Creating decoders for process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Creating decoders for process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Creating decoders for process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Creating decoders for process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
     1/4: $0\mask_reg[49:0]
     2/4: $0\grant_encoded_reg[5:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[49:0]
Creating decoders for process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
     1/26: $8\mask_next[49:0]
     2/26: $7\mask_next[49:0]
     3/26: $6\mask_next[49:0]
     4/26: $6\grant_encoded_next[5:0]
     5/26: $6\grant_next[49:0]
     6/26: $6\grant_valid_next[0:0]
     7/26: $5\mask_next[49:0]
     8/26: $5\grant_encoded_next[5:0]
     9/26: $5\grant_valid_next[0:0]
    10/26: $5\grant_next[49:0]
    11/26: $4\mask_next[49:0]
    12/26: $4\grant_encoded_next[5:0]
    13/26: $4\grant_valid_next[0:0]
    14/26: $4\grant_next[49:0]
    15/26: $3\mask_next[49:0]
    16/26: $3\grant_encoded_next[5:0]
    17/26: $3\grant_valid_next[0:0]
    18/26: $3\grant_next[49:0]
    19/26: $2\grant_encoded_next[5:0]
    20/26: $2\grant_next[49:0]
    21/26: $2\grant_valid_next[0:0]
    22/26: $2\mask_next[49:0]
    23/26: $1\grant_encoded_next[5:0]
    24/26: $1\grant_next[49:0]
    25/26: $1\grant_valid_next[0:0]
    26/26: $1\mask_next[49:0]
Creating decoders for process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
     1/15: $0\temp_m_axis_tvalid_reg[0:0]
     2/15: $0\m_axis_tready_int_reg[0:0]
     3/15: $0\m_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_axis_tuser_reg[0:0]
     5/15: $0\temp_m_axis_tdest_reg[7:0]
     6/15: $0\temp_m_axis_tid_reg[7:0]
     7/15: $0\temp_m_axis_tlast_reg[0:0]
     8/15: $0\temp_m_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_axis_tdata_reg[7:0]
    10/15: $0\m_axis_tuser_reg[0:0]
    11/15: $0\m_axis_tdest_reg[7:0]
    12/15: $0\m_axis_tid_reg[7:0]
    13/15: $0\m_axis_tlast_reg[0:0]
    14/15: $0\m_axis_tkeep_reg[0:0]
    15/15: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Creating decoders for process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
     1/2: $0\srst_n[0:0]
     2/2: $0\srst_n_pipe[0:0]
Creating decoders for process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_tready[0:0]
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
     1/8: $1$lookahead\mem3$285[15:0]$302
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277[3:0]$298
     3/8: $1$lookahead\mem2$284[15:0]$301
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276[3:0]$297
     5/8: $1$lookahead\mem1$283[15:0]$300
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275[3:0]$296
     7/8: $1$lookahead\mem0$282[15:0]$299
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274[3:0]$295
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
     1/4: $1$lookahead\mem1$249[15:0]$258
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245[3:0]$256
     3/4: $1$lookahead\mem0$248[15:0]$257
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244[3:0]$255
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
     1/2: $1$lookahead\mem$230[15:0]$235
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228[3:0]$234
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Creating decoders for process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$2458'.
     1/2: $0\cnt[5:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:149$2451'.
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
     1/6: $0\o_cnt[2:0]
     2/6: $0\stage_two_pending[0:0]
     3/6: $0\o_cnt_r[3:0]
     4/6: $0\o_ctrl_jump[0:0]
     5/6: $0\o_cnt_en[0:0]
     6/6: $0\o_init[0:0]
Creating decoders for process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
     1/16: $0\imm11_7[4:0]
     2/16: $0\imm24_20[4:0]
     3/16: $0\imm30_25[5:0]
     4/16: $0\imm7[0:0]
     5/16: $0\imm19_12_20[8:0]
     6/16: $0\imm30[0:0]
     7/16: $0\op26[0:0]
     8/16: $0\op22[0:0]
     9/16: $0\op21[0:0]
    10/16: $0\op20[0:0]
    11/16: $0\funct3[2:0]
    12/16: $0\opcode[4:0]
    13/16: $0\signbit[0:0]
    14/16: $0\o_rf_rs2_addr[4:0]
    15/16: $0\o_rf_rs1_addr[4:0]
    16/16: $0\o_rf_rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$2268'.
     1/3: $0\o_lsb[1:0] [1]
     2/3: $0\o_lsb[1:0] [0]
     3/3: $0\data[31:0]
Creating decoders for process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
     1/2: $0\en_pc_r[0:0]
     2/2: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
     1/3: $0\shamt_msb[0:0]
     2/3: $0\shamt[4:0]
     3/3: $0\result_lt_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$2208'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2172'.
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2169
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_DATA[7:0]$2168
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_ADDR[7:0]$2167
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2140'.
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2137
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_DATA[7:0]$2136
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_ADDR[7:0]$2135
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2108'.
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2105
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_DATA[7:0]$2104
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_ADDR[7:0]$2103
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2076'.
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2073
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_DATA[7:0]$2072
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_ADDR[7:0]$2071
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2044'.
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2041
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_DATA[7:0]$2040
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_ADDR[7:0]$2039
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2012'.
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2009
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_DATA[7:0]$2008
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_ADDR[7:0]$2007
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1980'.
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1977
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_DATA[7:0]$1976
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_ADDR[7:0]$1975
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1948'.
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1945
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_DATA[7:0]$1944
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_ADDR[7:0]$1943
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1916'.
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1913
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_DATA[7:0]$1912
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_ADDR[7:0]$1911
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1884'.
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1881
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_DATA[7:0]$1880
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_ADDR[7:0]$1879
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1852'.
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1849
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_DATA[7:0]$1848
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_ADDR[7:0]$1847
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1820'.
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1817
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_DATA[7:0]$1816
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_ADDR[7:0]$1815
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1788'.
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1785
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_DATA[7:0]$1784
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_ADDR[7:0]$1783
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1756'.
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1753
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_DATA[7:0]$1752
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_ADDR[7:0]$1751
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]

28.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\grant_next' from process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\grant_valid_next' from process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\grant_encoded_next' from process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\mask_next' from process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tvalid_next' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tvalid_next' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\store_axis_int_to_output' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\store_axis_int_to_temp' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\store_axis_temp_to_output' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tdata_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tkeep_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tvalid_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tlast_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tid_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tdest_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tuser_int' from process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_pending_irq' from process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:149$2451'.

28.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\rdata' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_ADDR' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_DATA' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\o_wb_ack' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_en_r' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\bsel' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_rdt' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\rdata' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_ADDR' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_DATA' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\o_wb_ack' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_en_r' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\bsel' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_rdt' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\rdata' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_ADDR' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_DATA' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\o_wb_ack' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_en_r' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\bsel' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_rdt' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\rdata' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_ADDR' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_DATA' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\o_wb_ack' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_en_r' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\bsel' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_rdt' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\rdata' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_ADDR' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_DATA' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\o_wb_ack' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_en_r' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\bsel' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_rdt' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\rdata' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_ADDR' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_DATA' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\o_wb_ack' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_en_r' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\bsel' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_rdt' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\rdata' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_ADDR' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_DATA' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\o_wb_ack' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_en_r' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\bsel' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_rdt' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\rdata' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_ADDR' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_DATA' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\o_wb_ack' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_en_r' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\bsel' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_rdt' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\rdata' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_ADDR' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_DATA' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\o_wb_ack' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_en_r' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\bsel' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_rdt' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\rdata' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_ADDR' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_DATA' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\o_wb_ack' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_en_r' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\bsel' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_rdt' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\rdata' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_ADDR' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_DATA' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\o_wb_ack' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_en_r' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\bsel' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_rdt' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\rdata' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_ADDR' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_DATA' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\o_wb_ack' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_en_r' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\bsel' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_rdt' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\rdata' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_ADDR' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_DATA' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\o_wb_ack' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_en_r' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\bsel' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_rdt' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\rdata' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_ADDR' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_DATA' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\o_wb_ack' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_en_r' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\bsel' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_rdt' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\rdata' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_ADDR' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_DATA' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\o_wb_ack' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_en_r' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\bsel' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_rdt' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\rdata' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_ADDR' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_DATA' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\o_wb_ack' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_en_r' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\bsel' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_rdt' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\rdata' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_ADDR' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_DATA' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\o_wb_ack' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_en_r' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\bsel' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_rdt' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\rdata' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_ADDR' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_DATA' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\o_wb_ack' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_en_r' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\bsel' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_rdt' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\rdata' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_ADDR' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_DATA' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\o_wb_ack' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_en_r' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\bsel' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_rdt' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\rdata' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_ADDR' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_DATA' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\o_wb_ack' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_en_r' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\bsel' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_rdt' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\rdata' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_ADDR' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_DATA' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\o_wb_ack' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_en_r' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\bsel' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_rdt' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\rdata' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_ADDR' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_DATA' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\o_wb_ack' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_en_r' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\bsel' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_rdt' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\rdata' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_ADDR' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_DATA' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\o_wb_ack' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_en_r' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\bsel' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_rdt' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\rdata' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_ADDR' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_DATA' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\o_wb_ack' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_en_r' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\bsel' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_rdt' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\rdata' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_ADDR' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_DATA' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\o_wb_ack' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_en_r' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\bsel' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_rdt' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\rdata' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_ADDR' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_DATA' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\o_wb_ack' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_en_r' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\bsel' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_rdt' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\rdata' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_ADDR' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_DATA' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\o_wb_ack' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_en_r' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\bsel' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_rdt' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\rdata' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_ADDR' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_DATA' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\o_wb_ack' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_en_r' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\bsel' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_rdt' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\rdata' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_ADDR' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_DATA' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\o_wb_ack' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_en_r' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\bsel' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_rdt' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\rdata' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_ADDR' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_DATA' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\o_wb_ack' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\wb_en_r' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\bsel' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\wb_rdt' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\rdata' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_ADDR' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_DATA' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\o_wb_ack' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\wb_en_r' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\bsel' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\wb_rdt' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\rdata' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_ADDR' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_DATA' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\o_wb_ack' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\wb_en_r' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\bsel' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\wb_rdt' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\rdata' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_ADDR' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_DATA' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\o_wb_ack' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\wb_en_r' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\bsel' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\wb_rdt' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\rdata' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_ADDR' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_DATA' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\o_wb_ack' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\wb_en_r' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\bsel' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\wb_rdt' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\rdata' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_ADDR' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_DATA' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\o_wb_ack' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\wb_en_r' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\bsel' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\wb_rdt' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\rdata' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_ADDR' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_DATA' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\o_wb_ack' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\wb_en_r' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\bsel' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\wb_rdt' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$557'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:77$556'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\genblk1.wtrig0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:55$554'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata0' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rgnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rtrig1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wgo' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\grant_reg' using process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\grant_valid_reg' using process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\grant_encoded_reg' using process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.\mask_reg' using process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\wb2axis.\o_wb_ack' using process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tready_int_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tdata_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tkeep_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tvalid_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tlast_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tid_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tdest_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\m_axis_tuser_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tdata_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tkeep_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tvalid_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tlast_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tid_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tdest_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.\temp_m_axis_tuser_reg' using process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `\clkgen.\srst_n_pipe' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$4206' with positive edge clock and positive level reset.
Creating register for signal `\clkgen.\srst_n' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$4209' with positive edge clock and positive level reset.
Creating register for signal `\emitter_uart.\o_tready' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\emitter_uart.\cnt' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\emitter_uart.\data' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$282' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$283' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$284' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$285' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$248' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$249' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$230' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
  created $adff cell `$procdff$4236' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
  created $adff cell `$procdff$4239' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
  created $adff cell `$procdff$4242' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
  created $adff cell `$procdff$4245' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
  created $dff cell `$procdff$4246' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
  created $dff cell `$procdff$4247' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
  created $dff cell `$procdff$4248' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
  created $dff cell `$procdff$4249' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
  created $dff cell `$procdff$4250' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
  created $dff cell `$procdff$4251' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
  created $adff cell `$procdff$4254' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
  created $adff cell `$procdff$4257' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
  created $adff cell `$procdff$4260' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
  created $adff cell `$procdff$4263' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
  created $dff cell `$procdff$4264' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
  created $dff cell `$procdff$4265' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
  created $dff cell `$procdff$4266' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `\serv_shift.\cnt' using process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$2458'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `\serv_shift.\signbit' using process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$2458'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `\serv_shift.\wrapped' using process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$2458'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_init' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_en' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_done' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_ctrl_jump' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_req' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_r' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_pending' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rd_addr' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs1_addr' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs2_addr' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `\serv_decode.\signbit' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `\serv_decode.\imm19_12_20' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `\serv_decode.\imm7' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `\serv_decode.\imm30_25' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `\serv_decode.\imm24_20' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `\serv_decode.\imm11_7' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$2268'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$2268'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$2268'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\o_ibus_adr' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\en_pc_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `\serv_alu.\result_lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `\serv_alu.\shamt' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `\serv_alu.\shamt_msb' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4306' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4307' with positive edge clock.
Creating register for signal `\serv_alu.\b_inv_plus_1_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4308' with positive edge clock.
Creating register for signal `\serv_alu.\lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4309' with positive edge clock.
Creating register for signal `\serv_alu.\eq_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$2208'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\dat' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$2208'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\rdata' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_ADDR' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_DATA' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\o_wb_ack' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_en_r' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\bsel' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_rdt' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\rdata' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_ADDR' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_DATA' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\o_wb_ack' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_en_r' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\bsel' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_rdt' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\rdata' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_ADDR' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_DATA' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\o_wb_ack' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_en_r' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\bsel' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_rdt' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\rdata' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_ADDR' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_DATA' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\o_wb_ack' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_en_r' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\bsel' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_rdt' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\rdata' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_ADDR' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_DATA' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\o_wb_ack' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_en_r' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\bsel' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_rdt' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\rdata' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_ADDR' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_DATA' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\o_wb_ack' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_en_r' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\bsel' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_rdt' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\rdata' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_ADDR' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_DATA' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\o_wb_ack' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_en_r' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\bsel' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_rdt' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\rdata' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_ADDR' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_DATA' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\o_wb_ack' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_en_r' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\bsel' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_rdt' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\rdata' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_ADDR' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_DATA' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\o_wb_ack' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_en_r' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\bsel' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_rdt' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\rdata' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_ADDR' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_DATA' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\o_wb_ack' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_en_r' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\bsel' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_rdt' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\rdata' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_ADDR' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_DATA' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\o_wb_ack' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_en_r' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\bsel' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_rdt' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\rdata' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_ADDR' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_DATA' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\o_wb_ack' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_en_r' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\bsel' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_rdt' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\rdata' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_ADDR' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_DATA' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\o_wb_ack' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_en_r' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\bsel' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_rdt' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\rdata' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_ADDR' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_DATA' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\o_wb_ack' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_en_r' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\bsel' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_rdt' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
  created $dff cell `$procdff$4424' with positive edge clock.

28.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1724'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1715'.
Found and cleaned up 4 empty switches in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1708'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1692'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1683'.
Found and cleaned up 4 empty switches in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1676'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1660'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1651'.
Found and cleaned up 4 empty switches in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1644'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1628'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
Found and cleaned up 4 empty switches in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1596'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
Found and cleaned up 4 empty switches in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1564'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
Found and cleaned up 4 empty switches in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1532'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
Found and cleaned up 4 empty switches in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1500'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
Found and cleaned up 4 empty switches in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1468'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
Found and cleaned up 4 empty switches in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1436'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
Found and cleaned up 4 empty switches in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1404'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
Found and cleaned up 4 empty switches in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1372'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
Found and cleaned up 4 empty switches in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1340'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
Found and cleaned up 4 empty switches in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1308'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
Found and cleaned up 4 empty switches in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1276'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
Found and cleaned up 4 empty switches in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1244'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
Found and cleaned up 4 empty switches in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1212'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
Found and cleaned up 4 empty switches in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1180'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
Found and cleaned up 4 empty switches in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1148'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
Found and cleaned up 4 empty switches in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1116'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
Found and cleaned up 4 empty switches in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1084'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
Found and cleaned up 4 empty switches in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1052'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
Found and cleaned up 4 empty switches in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1020'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
Found and cleaned up 4 empty switches in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$988'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
Found and cleaned up 4 empty switches in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$956'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
Found and cleaned up 4 empty switches in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$924'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
Found and cleaned up 4 empty switches in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$892'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
Found and cleaned up 4 empty switches in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$860'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
Found and cleaned up 4 empty switches in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$828'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
Found and cleaned up 4 empty switches in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$796'.
Found and cleaned up 1 empty switch in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
Found and cleaned up 4 empty switches in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$764'.
Found and cleaned up 1 empty switch in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
Found and cleaned up 4 empty switches in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$732'.
Found and cleaned up 1 empty switch in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
Found and cleaned up 4 empty switches in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$700'.
Found and cleaned up 1 empty switch in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
Found and cleaned up 4 empty switches in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$668'.
Found and cleaned up 1 empty switch in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
Found and cleaned up 4 empty switches in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
Removing empty process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$636'.
Found and cleaned up 1 empty switch in `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
Removing empty process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
Found and cleaned up 4 empty switches in `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
Removing empty process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
Removing empty process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$588'.
Found and cleaned up 1 empty switch in `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
Removing empty process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$579'.
Found and cleaned up 4 empty switches in `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
Removing empty process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$572'.
Found and cleaned up 1 empty switch in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$557'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$557'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:77$556'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:55$554'.
Found and cleaned up 3 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$552'.
Found and cleaned up 4 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$545'.
Removing empty process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Removing empty process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Removing empty process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Removing empty process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Found and cleaned up 1 empty switch in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Removing empty process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Found and cleaned up 4 empty switches in `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Removing empty process `$paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Found and cleaned up 4 empty switches in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Found and cleaned up 3 empty switches in `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Removing empty process `clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found and cleaned up 5 empty switches in `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Found and cleaned up 1 empty switch in `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$2458'.
Removing empty process `serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$2458'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:149$2451'.
Found and cleaned up 8 empty switches in `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$2441'.
Found and cleaned up 3 empty switches in `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
Removing empty process `serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$2381'.
Found and cleaned up 3 empty switches in `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$2268'.
Removing empty process `serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$2268'.
Found and cleaned up 3 empty switches in `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
Removing empty process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$2256'.
Found and cleaned up 2 empty switches in `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
Removing empty process `serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$2237'.
Found and cleaned up 3 empty switches in `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$2208'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$2208'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2172'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2163'.
Found and cleaned up 4 empty switches in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2156'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2140'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2131'.
Found and cleaned up 4 empty switches in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2124'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2108'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2099'.
Found and cleaned up 4 empty switches in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2092'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2076'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2067'.
Found and cleaned up 4 empty switches in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2060'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2044'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2035'.
Found and cleaned up 4 empty switches in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2028'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2012'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2003'.
Found and cleaned up 4 empty switches in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1996'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1980'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1971'.
Found and cleaned up 4 empty switches in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1964'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1948'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1939'.
Found and cleaned up 4 empty switches in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1932'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1916'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1907'.
Found and cleaned up 4 empty switches in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1900'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1884'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1875'.
Found and cleaned up 4 empty switches in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1868'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1852'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1843'.
Found and cleaned up 4 empty switches in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1836'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1820'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1811'.
Found and cleaned up 4 empty switches in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1804'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1788'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1779'.
Found and cleaned up 4 empty switches in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1772'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1756'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1747'.
Found and cleaned up 4 empty switches in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1740'.
Cleaned up 320 empty switches.

28.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Optimizing module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Optimizing module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Optimizing module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Optimizing module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Optimizing module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Optimizing module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Optimizing module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Optimizing module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Optimizing module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Optimizing module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Optimizing module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Optimizing module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Optimizing module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Optimizing module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Optimizing module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Optimizing module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Optimizing module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Optimizing module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Optimizing module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Optimizing module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Optimizing module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Optimizing module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Optimizing module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Optimizing module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Optimizing module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Optimizing module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Optimizing module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Optimizing module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Optimizing module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Optimizing module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Optimizing module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Optimizing module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Optimizing module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Optimizing module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.
Optimizing module $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder.
Optimizing module serving_arbiter.
Optimizing module serving_mux.
<suppressed ~1 debug messages>
Optimizing module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.
Optimizing module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Optimizing module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Optimizing module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Optimizing module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Optimizing module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Optimizing module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Optimizing module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Optimizing module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Optimizing module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Optimizing module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Optimizing module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Optimizing module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Optimizing module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Optimizing module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Optimizing module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Optimizing module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Optimizing module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Optimizing module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Optimizing module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Optimizing module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Optimizing module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Optimizing module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Optimizing module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Optimizing module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Optimizing module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Optimizing module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Optimizing module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Optimizing module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Optimizing module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Optimizing module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Optimizing module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Optimizing module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Optimizing module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Optimizing module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Optimizing module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Optimizing module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Optimizing module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Optimizing module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Optimizing module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Optimizing module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Optimizing module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Optimizing module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Optimizing module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Optimizing module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Optimizing module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Optimizing module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving.
Optimizing module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving.
Optimizing module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving.
Optimizing module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving.
Optimizing module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving.
Optimizing module $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving.
Optimizing module $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.
<suppressed ~28 debug messages>
Optimizing module wb2axis.
Optimizing module $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving.
Optimizing module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Optimizing module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Optimizing module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Optimizing module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Optimizing module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Optimizing module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Optimizing module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Optimizing module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Optimizing module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Optimizing module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Optimizing module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Optimizing module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Optimizing module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Optimizing module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Optimizing module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Optimizing module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Optimizing module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Optimizing module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Optimizing module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Optimizing module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Optimizing module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Optimizing module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Optimizing module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Optimizing module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Optimizing module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Optimizing module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Optimizing module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Optimizing module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Optimizing module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Optimizing module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Optimizing module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Optimizing module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Optimizing module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Optimizing module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Optimizing module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Optimizing module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Optimizing module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Optimizing module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Optimizing module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Optimizing module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Optimizing module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Optimizing module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Optimizing module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Optimizing module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base.
Optimizing module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base.
Optimizing module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base.
Optimizing module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base.
Optimizing module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base.
Optimizing module $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base.
Optimizing module $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base.
Optimizing module $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module corescorecore.
Optimizing module emitter_uart.
Optimizing module corescore_gowin_yosys.
Optimizing module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Optimizing module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Optimizing module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Optimizing module serv_shift.
Optimizing module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Optimizing module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Optimizing module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~12 debug messages>
Optimizing module serv_decode.
<suppressed ~7 debug messages>
Optimizing module serv_bufreg.
Optimizing module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Optimizing module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Optimizing module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Optimizing module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Optimizing module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Optimizing module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Optimizing module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Optimizing module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Optimizing module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Optimizing module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Optimizing module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Optimizing module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Optimizing module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Optimizing module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Optimizing module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.

28.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Deleting now unused module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Deleting now unused module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Deleting now unused module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Deleting now unused module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Deleting now unused module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Deleting now unused module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Deleting now unused module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Deleting now unused module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Deleting now unused module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Deleting now unused module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Deleting now unused module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Deleting now unused module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Deleting now unused module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Deleting now unused module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Deleting now unused module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Deleting now unused module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Deleting now unused module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Deleting now unused module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Deleting now unused module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Deleting now unused module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Deleting now unused module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Deleting now unused module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Deleting now unused module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Deleting now unused module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Deleting now unused module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Deleting now unused module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Deleting now unused module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Deleting now unused module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Deleting now unused module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Deleting now unused module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Deleting now unused module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Deleting now unused module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Deleting now unused module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Deleting now unused module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.
Deleting now unused module $paramod$bfe7b95738e63604c8842ae18477533b71496a4f\priority_encoder.
Deleting now unused module serving_arbiter.
Deleting now unused module serving_mux.
Deleting now unused module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.
Deleting now unused module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Deleting now unused module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Deleting now unused module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Deleting now unused module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Deleting now unused module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Deleting now unused module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Deleting now unused module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Deleting now unused module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Deleting now unused module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Deleting now unused module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Deleting now unused module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Deleting now unused module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Deleting now unused module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Deleting now unused module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Deleting now unused module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Deleting now unused module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Deleting now unused module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Deleting now unused module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Deleting now unused module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Deleting now unused module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Deleting now unused module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Deleting now unused module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Deleting now unused module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Deleting now unused module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Deleting now unused module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Deleting now unused module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Deleting now unused module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Deleting now unused module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Deleting now unused module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Deleting now unused module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Deleting now unused module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Deleting now unused module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Deleting now unused module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Deleting now unused module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Deleting now unused module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Deleting now unused module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Deleting now unused module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Deleting now unused module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Deleting now unused module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Deleting now unused module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Deleting now unused module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Deleting now unused module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Deleting now unused module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Deleting now unused module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Deleting now unused module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Deleting now unused module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving.
Deleting now unused module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving.
Deleting now unused module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving.
Deleting now unused module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving.
Deleting now unused module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving.
Deleting now unused module $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving.
Deleting now unused module $paramod$b54103bf2a35943025ad8724b49b93d3be66cd05\arbiter.
Deleting now unused module wb2axis.
Deleting now unused module $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving.
Deleting now unused module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Deleting now unused module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Deleting now unused module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Deleting now unused module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Deleting now unused module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Deleting now unused module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Deleting now unused module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Deleting now unused module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Deleting now unused module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Deleting now unused module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Deleting now unused module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Deleting now unused module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Deleting now unused module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Deleting now unused module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Deleting now unused module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Deleting now unused module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Deleting now unused module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Deleting now unused module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Deleting now unused module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Deleting now unused module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Deleting now unused module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Deleting now unused module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Deleting now unused module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Deleting now unused module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Deleting now unused module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Deleting now unused module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Deleting now unused module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Deleting now unused module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Deleting now unused module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Deleting now unused module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Deleting now unused module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Deleting now unused module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Deleting now unused module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Deleting now unused module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Deleting now unused module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Deleting now unused module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Deleting now unused module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Deleting now unused module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Deleting now unused module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Deleting now unused module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Deleting now unused module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Deleting now unused module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Deleting now unused module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Deleting now unused module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base.
Deleting now unused module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base.
Deleting now unused module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base.
Deleting now unused module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base.
Deleting now unused module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base.
Deleting now unused module $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base.
Deleting now unused module $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base.
Deleting now unused module $paramod$73d22cf05a0bfd1915b8feb46e488d258a383e37\axis_arb_mux.
Deleting now unused module clkgen.
Deleting now unused module corescorecore.
Deleting now unused module emitter_uart.
Deleting now unused module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Deleting now unused module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Deleting now unused module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Deleting now unused module serv_shift.
Deleting now unused module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Deleting now unused module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Deleting now unused module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module serv_decode.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Deleting now unused module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Deleting now unused module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Deleting now unused module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Deleting now unused module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Deleting now unused module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Deleting now unused module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Deleting now unused module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Deleting now unused module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Deleting now unused module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Deleting now unused module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Deleting now unused module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Deleting now unused module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Deleting now unused module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
<suppressed ~425 debug messages>

28.7. Executing TRIBUF pass.

28.8. Executing DEMINOUT pass (demote inout ports to input or output).

28.9. Executing SYNTH pass.

28.9.1. Executing PROC pass (convert processes to netlists).

28.9.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.9.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.9.1.4. Executing PROC_INIT pass (extract init attributes).

28.9.1.5. Executing PROC_ARST pass (detect async resets in processes).

28.9.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.9.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.9.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.9.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.9.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~779 debug messages>

28.9.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~165 debug messages>

28.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2886 unused cells and 17291 unused wires.
<suppressed ~4254 debug messages>

28.9.4. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Warning: Wire corescore_gowin_yosys.\clkgen.clk_108 is used but has no driver.
Found and reported 1 problems.

28.9.5. Executing OPT pass (performing simple optimizations).

28.9.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~5409 debug messages>
Removed a total of 1803 cells.

28.9.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2469.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2472.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2469.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2472.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3265.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3274.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3283.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3292.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3390.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3396.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3402.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3408.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3414.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3420.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3426.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3120.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3122.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3125.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3132.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3134.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3137.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3146.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3149.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3158.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3161.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3170.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3173.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3181.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3184.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3190.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3193.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3199.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3202.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3208.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3211.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3217.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3220.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3226.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3229.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3235.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3238.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3244.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3247.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3253.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3256.
Removed 45 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_11.\serving.\ram.$procmux$3832:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0]
      New connections: $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [7:1] = { $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1790_EN[7:0]$1814 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_12.\serving.\ram.$procmux$3849:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0]
      New connections: $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [7:1] = { $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1758_EN[7:0]$1782 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_13.\serving.\ram.$procmux$3866:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0]
      New connections: $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [7:1] = { $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1726_EN[7:0]$1750 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_14.\serving.\ram.$procmux$2477:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0]
      New connections: $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [7:1] = { $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1694_EN[7:0]$1718 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_15.\serving.\ram.$procmux$2494:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0]
      New connections: $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [7:1] = { $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1662_EN[7:0]$1686 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_16.\serving.\ram.$procmux$2511:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0]
      New connections: $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [7:1] = { $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1630_EN[7:0]$1654 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_17.\serving.\ram.$procmux$2528:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0]
      New connections: $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [7:1] = { $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_18.\serving.\ram.$procmux$2545:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0]
      New connections: $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [7:1] = { $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_19.\serving.\ram.$procmux$2562:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0]
      New connections: $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [7:1] = { $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_2.\serving.\ram.$procmux$3679:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0]
      New connections: $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [7:1] = { $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2078_EN[7:0]$2102 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_20.\serving.\ram.$procmux$2579:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0]
      New connections: $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [7:1] = { $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_21.\serving.\ram.$procmux$2596:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0]
      New connections: $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [7:1] = { $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_22.\serving.\ram.$procmux$2613:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0]
      New connections: $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [7:1] = { $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_23.\serving.\ram.$procmux$2630:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0]
      New connections: $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [7:1] = { $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_24.\serving.\ram.$procmux$2647:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0]
      New connections: $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [7:1] = { $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_25.\serving.\ram.$procmux$2664:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0]
      New connections: $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [7:1] = { $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_26.\serving.\ram.$procmux$2681:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0]
      New connections: $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [7:1] = { $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_0.\serving.\ram.$procmux$3645:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0]
      New connections: $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [7:1] = { $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2142_EN[7:0]$2166 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_27.\serving.\ram.$procmux$2698:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0]
      New connections: $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [7:1] = { $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_28.\serving.\ram.$procmux$2715:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0]
      New connections: $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [7:1] = { $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_29.\serving.\ram.$procmux$2732:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0]
      New connections: $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [7:1] = { $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_3.\serving.\ram.$procmux$3696:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0]
      New connections: $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [7:1] = { $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2046_EN[7:0]$2070 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_30.\serving.\ram.$procmux$2749:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0]
      New connections: $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [7:1] = { $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_31.\serving.\ram.$procmux$2766:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0]
      New connections: $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [7:1] = { $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_32.\serving.\ram.$procmux$2783:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0]
      New connections: $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [7:1] = { $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_33.\serving.\ram.$procmux$2800:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0]
      New connections: $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [7:1] = { $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_34.\serving.\ram.$procmux$2817:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0]
      New connections: $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [7:1] = { $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_35.\serving.\ram.$procmux$2834:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0]
      New connections: $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [7:1] = { $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_36.\serving.\ram.$procmux$2851:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0]
      New connections: $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [7:1] = { $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_37.\serving.\ram.$procmux$2868:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0]
      New connections: $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [7:1] = { $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_1.\serving.\ram.$procmux$3662:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0]
      New connections: $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [7:1] = { $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2110_EN[7:0]$2134 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_38.\serving.\ram.$procmux$2885:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0]
      New connections: $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [7:1] = { $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_39.\serving.\ram.$procmux$2902:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0]
      New connections: $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [7:1] = { $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_4.\serving.\ram.$procmux$3713:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0]
      New connections: $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [7:1] = { $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2014_EN[7:0]$2038 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_40.\serving.\ram.$procmux$2919:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0]
      New connections: $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [7:1] = { $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_41.\serving.\ram.$procmux$2936:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0]
      New connections: $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [7:1] = { $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_42.\serving.\ram.$procmux$2953:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0]
      New connections: $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [7:1] = { $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_43.\serving.\ram.$procmux$2970:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0]
      New connections: $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [7:1] = { $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_44.\serving.\ram.$procmux$2987:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0]
      New connections: $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [7:1] = { $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_45.\serving.\ram.$procmux$3004:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0]
      New connections: $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [7:1] = { $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_46.\serving.\ram.$procmux$3021:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0]
      New connections: $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [7:1] = { $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_47.\serving.\ram.$procmux$3038:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0]
      New connections: $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [7:1] = { $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_48.\serving.\ram.$procmux$3055:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0]
      New connections: $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [7:1] = { $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_10.\serving.\ram.$procmux$3815:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0]
      New connections: $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [7:1] = { $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1822_EN[7:0]$1846 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_49.\serving.\ram.$procmux$3072:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0]
      New connections: $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [7:1] = { $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$558_EN[7:0]$582 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_5.\serving.\ram.$procmux$3730:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0]
      New connections: $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [7:1] = { $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1982_EN[7:0]$2006 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_6.\serving.\ram.$procmux$3747:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0]
      New connections: $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [7:1] = { $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1950_EN[7:0]$1974 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_7.\serving.\ram.$procmux$3764:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0]
      New connections: $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [7:1] = { $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1918_EN[7:0]$1942 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_8.\serving.\ram.$procmux$3781:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0]
      New connections: $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [7:1] = { $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1886_EN[7:0]$1910 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_9.\serving.\ram.$procmux$3798:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0]
      New connections: $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [7:1] = { $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1854_EN[7:0]$1878 [0] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 50 changes.

28.9.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 0 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4182 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4180 ($dff) from module corescore_gowin_yosys.

28.9.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3215 unused wires.
<suppressed ~1421 debug messages>

28.9.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~100 debug messages>

28.9.5.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4948 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4949 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4946 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4947 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4944 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4945 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4942 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4943 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4940 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4941 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4938 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4939 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4936 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4937 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4934 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4935 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4932 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4933 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4930 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4931 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4928 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4929 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4926 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4927 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4924 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4925 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4922 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4923 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4920 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4921 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4918 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4919 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4916 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4917 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4914 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4915 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4912 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4913 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4910 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4911 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4908 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4909 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4906 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4907 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4904 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4905 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4902 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4903 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4900 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4901 ($dff) from module corescore_gowin_yosys.

28.9.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

28.9.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4950 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4951 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4952 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4953 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4954 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4955 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4956 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4957 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4958 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4959 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4960 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4961 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4962 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4963 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4964 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4965 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4966 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4967 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4968 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4969 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4970 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4971 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4972 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4973 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4974 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4975 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4976 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4977 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4978 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4979 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4980 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4981 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4982 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4983 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4984 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4985 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4986 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4987 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4988 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4989 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4990 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4991 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4992 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4993 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4994 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4995 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4996 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4997 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4998 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4999 ($dff) from module corescore_gowin_yosys.

28.9.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.23. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5000 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5001 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5002 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5003 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5004 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5005 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5006 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5007 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5008 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5009 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5010 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5011 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5012 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5013 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5014 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5015 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5016 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5017 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5018 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5019 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5020 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5021 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5022 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5023 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5024 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5025 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5026 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5027 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5028 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5029 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5030 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5031 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5032 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5033 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5034 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5035 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5036 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5037 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5038 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5039 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5040 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5041 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5042 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5043 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5044 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5045 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5046 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5047 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5048 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5049 ($dff) from module corescore_gowin_yosys.

28.9.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.30. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5050 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5051 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5052 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5053 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5054 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5055 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5056 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5057 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5058 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5059 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5060 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5061 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5063 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5064 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5065 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5066 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5067 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5068 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5069 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5070 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5071 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5072 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5073 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5074 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5075 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5076 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5077 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5078 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5079 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5080 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5081 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5082 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5083 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5084 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5085 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5086 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5087 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5088 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5089 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5090 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5091 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5092 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5093 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5094 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5095 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5096 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5097 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5098 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5099 ($dff) from module corescore_gowin_yosys.

28.9.5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.37. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5100 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5101 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5102 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5103 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5104 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5105 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5106 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5107 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5108 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5109 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5110 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5111 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5112 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5113 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5114 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5115 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5116 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5117 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5118 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5119 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5120 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5121 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5122 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5123 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5124 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5125 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5126 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5127 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5128 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5129 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5130 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5131 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5132 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5133 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5134 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5135 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5136 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5137 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5138 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5139 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5140 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5141 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5142 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5143 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5144 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5145 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5146 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5147 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5148 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5149 ($dff) from module corescore_gowin_yosys.

28.9.5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.44. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5150 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5151 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5152 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5153 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5154 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5155 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5156 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5157 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5158 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5159 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5160 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5161 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5162 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5163 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5164 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5165 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5166 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5167 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5168 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5169 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5170 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5171 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5172 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5173 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5174 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5175 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5176 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5177 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5178 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5179 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5181 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5182 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5183 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5184 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5185 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5186 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5187 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5188 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5189 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5190 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5191 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5192 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5193 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5194 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5195 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5196 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5197 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5198 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5199 ($dff) from module corescore_gowin_yosys.

28.9.5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.51. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

28.9.5.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$5200 ($dff) from module corescore_gowin_yosys.

28.9.5.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.58. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.5.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.62. Executing OPT_DFF pass (perform DFF optimizations).

28.9.5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.65. Finished OPT passes. (There is nothing left to do.)

28.9.6. Executing FSM pass (extract and optimize FSM).

28.9.6.1. Executing FSM_DETECT pass (finding FSMs in design).

28.9.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.9.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.9.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.9.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9.7. Executing OPT pass (performing simple optimizations).

28.9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3067 debug messages>

28.9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\emitter.$procdff$4212 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3446_Y [9], Q = \emitter.data [9], rval = 1'0).
Adding EN signal on $flatten\emitter.$procdff$4212 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$0\data[9:0] [8:0], Q = \emitter.data [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$5250 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \emitter.data [9]).
Adding SRST signal on $flatten\emitter.$procdff$4211 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y [9:0], Q = \emitter.cnt, rval = 10'0100010101).
Adding SRST signal on $flatten\emitter.$procdff$4210 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3451_Y, Q = \emitter.o_tready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5257 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \emitter.o_tready).
Adding SRST signal on $flatten\corescorecore.\core_9.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_9.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5260 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5262 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_9.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_9.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_9.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4391 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1869_Y, Q = \corescorecore.core_9.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5275 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.o_init, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5277 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_9.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5280 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5282 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_9.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5284 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.two_stage_op, Q = \corescorecore.core_9.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_9.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_9.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_9.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_9.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_9.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [6], Q = \corescorecore.core_9.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_9.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_9.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.ram.rdata [0] \corescorecore.core_9.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5311 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5317 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.ctrl.new_pc \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_9.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_9.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_9.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.alu.shamt_ser \corescorecore.core_9.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_9.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.result_lt, Q = \corescorecore.core_9.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_8.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5328 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5330 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_8.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_8.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_8.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4384 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4384 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4384 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4383 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1901_Y, Q = \corescorecore.core_8.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5343 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.o_init, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5345 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_8.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5348 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5350 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_8.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5352 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.two_stage_op, Q = \corescorecore.core_8.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_8.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_8.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_8.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_8.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_8.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [6], Q = \corescorecore.core_8.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_8.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_8.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.ram.rdata [0] \corescorecore.core_8.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5379 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5385 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.ctrl.new_pc \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_8.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_8.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_8.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.alu.shamt_ser \corescorecore.core_8.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_8.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.result_lt, Q = \corescorecore.core_8.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_7.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5396 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5398 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_7.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_7.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_7.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4376 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4376 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4376 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4375 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1933_Y, Q = \corescorecore.core_7.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5411 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.o_init, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5413 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_7.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5416 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5418 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_7.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5420 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.two_stage_op, Q = \corescorecore.core_7.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_7.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_7.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_7.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_7.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_7.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [6], Q = \corescorecore.core_7.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_7.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_7.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.ram.rdata [0] \corescorecore.core_7.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5447 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5453 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.ctrl.new_pc \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_7.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_7.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_7.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.alu.shamt_ser \corescorecore.core_7.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_7.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.result_lt, Q = \corescorecore.core_7.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_6.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5464 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5466 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_6.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_6.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_6.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4368 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4368 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4368 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4367 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1965_Y, Q = \corescorecore.core_6.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5479 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.o_init, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5481 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_6.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5484 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5486 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_6.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5488 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.two_stage_op, Q = \corescorecore.core_6.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_6.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_6.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_6.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_6.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_6.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [6], Q = \corescorecore.core_6.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_6.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_6.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.ram.rdata [0] \corescorecore.core_6.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5515 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5521 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.ctrl.new_pc \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_6.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_6.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_6.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.alu.shamt_ser \corescorecore.core_6.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_6.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.result_lt, Q = \corescorecore.core_6.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_5.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5532 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5534 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_5.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_5.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_5.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1997_Y, Q = \corescorecore.core_5.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5547 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.o_init, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5549 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_5.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5552 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5554 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_5.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5556 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.two_stage_op, Q = \corescorecore.core_5.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_5.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_5.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_5.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_5.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_5.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [6], Q = \corescorecore.core_5.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_5.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_5.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.ram.rdata [0] \corescorecore.core_5.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5583 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5589 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.ctrl.new_pc \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_5.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_5.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_5.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.alu.shamt_ser \corescorecore.core_5.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_5.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.result_lt, Q = \corescorecore.core_5.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_49.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_49.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_49.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5600 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_49.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_49.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5602 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_49.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_49.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_49.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_49.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [7], Q = \corescorecore.core_49.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [7], Q = \corescorecore.core_49.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4169 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata, Q = \corescorecore.core_49.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4169 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata, Q = \corescorecore.core_49.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4169 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata, Q = \corescorecore.core_49.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$573_Y, Q = \corescorecore.core_49.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_49.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5615 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.state.o_init, Q = \corescorecore.core_49.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5617 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_49.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_49.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_49.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5620 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_49.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5622 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_49.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5624 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.state.two_stage_op, Q = \corescorecore.core_49.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_49.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_49.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_49.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_49.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_49.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_49.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_49.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [6], Q = \corescorecore.core_49.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_49.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_49.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [7], Q = \corescorecore.core_49.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.ram.rdata [0] \corescorecore.core_49.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_49.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_49.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_49.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5651 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_49.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_49.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5657 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.cpu.ctrl.new_pc \corescorecore.core_49.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_49.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.bufreg.q, Q = \corescorecore.core_49.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.bufreg.q, Q = \corescorecore.core_49.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_49.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_49.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_49.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_49.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_49.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.cpu.alu.shamt_ser \corescorecore.core_49.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_49.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.alu.result_lt, Q = \corescorecore.core_49.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_48.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_48.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_48.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5668 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_48.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_48.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5670 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_48.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_48.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_48.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_48.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [7], Q = \corescorecore.core_48.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [7], Q = \corescorecore.core_48.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata, Q = \corescorecore.core_48.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata, Q = \corescorecore.core_48.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata, Q = \corescorecore.core_48.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621_Y, Q = \corescorecore.core_48.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_48.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5683 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.state.o_init, Q = \corescorecore.core_48.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5685 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_48.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_48.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_48.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5688 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_48.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5690 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_48.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5692 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.state.two_stage_op, Q = \corescorecore.core_48.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_48.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_48.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_48.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_48.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_48.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_48.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_48.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [6], Q = \corescorecore.core_48.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_48.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_48.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [7], Q = \corescorecore.core_48.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.ram.rdata [0] \corescorecore.core_48.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_48.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_48.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_48.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5719 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_48.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_48.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5725 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.cpu.ctrl.new_pc \corescorecore.core_48.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_48.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.bufreg.q, Q = \corescorecore.core_48.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.bufreg.q, Q = \corescorecore.core_48.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_48.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_48.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_48.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_48.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_48.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.cpu.alu.shamt_ser \corescorecore.core_48.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_48.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.alu.result_lt, Q = \corescorecore.core_48.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_47.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5736 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_47.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5738 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_47.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_47.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_47.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653_Y, Q = \corescorecore.core_47.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_47.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5751 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.state.o_init, Q = \corescorecore.core_47.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5753 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_47.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_47.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5756 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_47.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5758 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_47.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5760 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.state.two_stage_op, Q = \corescorecore.core_47.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_47.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_47.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_47.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_47.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_47.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_47.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_47.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [6], Q = \corescorecore.core_47.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_47.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_47.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.ram.rdata [0] \corescorecore.core_47.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_47.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_47.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_47.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5787 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_47.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5793 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.ctrl.new_pc \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.bufreg.q, Q = \corescorecore.core_47.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.bufreg.q, Q = \corescorecore.core_47.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_47.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_47.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_47.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_47.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_47.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.alu.shamt_ser \corescorecore.core_47.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_47.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.alu.result_lt, Q = \corescorecore.core_47.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_46.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5804 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_46.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5806 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_46.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_46.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_46.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4144 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685_Y, Q = \corescorecore.core_46.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_46.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5819 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.state.o_init, Q = \corescorecore.core_46.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5821 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_46.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_46.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5824 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_46.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5826 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_46.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5828 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.state.two_stage_op, Q = \corescorecore.core_46.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_46.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_46.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_46.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_46.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_46.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_46.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_46.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [6], Q = \corescorecore.core_46.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_46.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_46.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.ram.rdata [0] \corescorecore.core_46.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_46.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_46.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_46.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5855 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_46.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5861 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.ctrl.new_pc \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.bufreg.q, Q = \corescorecore.core_46.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.bufreg.q, Q = \corescorecore.core_46.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_46.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_46.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_46.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_46.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_46.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.alu.shamt_ser \corescorecore.core_46.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_46.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.alu.result_lt, Q = \corescorecore.core_46.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_45.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5872 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_45.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5874 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_45.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_45.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_45.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4136 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717_Y, Q = \corescorecore.core_45.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_45.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5887 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.state.o_init, Q = \corescorecore.core_45.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5889 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_45.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_45.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5892 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_45.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5894 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_45.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5896 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.state.two_stage_op, Q = \corescorecore.core_45.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_45.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_45.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_45.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_45.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_45.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_45.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_45.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [6], Q = \corescorecore.core_45.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_45.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_45.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.ram.rdata [0] \corescorecore.core_45.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_45.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_45.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_45.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5923 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_45.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5929 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.ctrl.new_pc \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.bufreg.q, Q = \corescorecore.core_45.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.bufreg.q, Q = \corescorecore.core_45.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_45.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_45.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_45.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_45.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_45.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.alu.shamt_ser \corescorecore.core_45.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_45.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.alu.result_lt, Q = \corescorecore.core_45.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_44.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5940 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_44.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5942 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_44.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_44.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_44.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4129 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4129 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4129 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4128 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749_Y, Q = \corescorecore.core_44.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_44.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5955 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.state.o_init, Q = \corescorecore.core_44.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5957 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_44.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_44.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5960 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_44.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5962 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_44.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5964 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.state.two_stage_op, Q = \corescorecore.core_44.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_44.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_44.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_44.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_44.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_44.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_44.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_44.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [6], Q = \corescorecore.core_44.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_44.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_44.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.ram.rdata [0] \corescorecore.core_44.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_44.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_44.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_44.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5991 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_44.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5997 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.ctrl.new_pc \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.bufreg.q, Q = \corescorecore.core_44.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.bufreg.q, Q = \corescorecore.core_44.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_44.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_44.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_44.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_44.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_44.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.alu.shamt_ser \corescorecore.core_44.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_44.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.alu.result_lt, Q = \corescorecore.core_44.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_43.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6008 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_43.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6010 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_43.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_43.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_43.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4121 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4121 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4121 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4120 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781_Y, Q = \corescorecore.core_43.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_43.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6023 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.state.o_init, Q = \corescorecore.core_43.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6025 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_43.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_43.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6028 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_43.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6030 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_43.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6032 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.state.two_stage_op, Q = \corescorecore.core_43.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_43.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_43.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_43.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_43.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_43.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_43.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_43.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [6], Q = \corescorecore.core_43.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_43.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_43.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.ram.rdata [0] \corescorecore.core_43.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_43.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_43.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_43.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6059 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_43.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6065 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.ctrl.new_pc \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.bufreg.q, Q = \corescorecore.core_43.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.bufreg.q, Q = \corescorecore.core_43.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_43.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_43.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_43.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_43.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_43.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.alu.shamt_ser \corescorecore.core_43.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_43.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.alu.result_lt, Q = \corescorecore.core_43.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_42.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6076 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6078 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_42.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_42.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_42.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4113 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4113 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4113 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4112 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813_Y, Q = \corescorecore.core_42.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6091 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.o_init, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6093 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_42.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6096 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6098 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_42.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6100 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.two_stage_op, Q = \corescorecore.core_42.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_42.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_42.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_42.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_42.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_42.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [6], Q = \corescorecore.core_42.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_42.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_42.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.ram.rdata [0] \corescorecore.core_42.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6127 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6133 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.ctrl.new_pc \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_42.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_42.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_42.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.alu.shamt_ser \corescorecore.core_42.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_42.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.result_lt, Q = \corescorecore.core_42.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_41.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6144 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6146 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_41.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_41.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_41.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4104 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845_Y, Q = \corescorecore.core_41.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6159 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.o_init, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6161 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_41.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6164 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6166 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_41.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6168 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.two_stage_op, Q = \corescorecore.core_41.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_41.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_41.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_41.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_41.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_41.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [6], Q = \corescorecore.core_41.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_41.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_41.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.ram.rdata [0] \corescorecore.core_41.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6195 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6201 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.ctrl.new_pc \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_41.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_41.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_41.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.alu.shamt_ser \corescorecore.core_41.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_41.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.result_lt, Q = \corescorecore.core_41.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_40.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6212 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6214 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_40.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_40.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_40.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4097 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4097 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4097 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4096 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877_Y, Q = \corescorecore.core_40.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6227 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.o_init, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6229 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_40.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6232 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6234 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_40.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6236 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.two_stage_op, Q = \corescorecore.core_40.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_40.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_40.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_40.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_40.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_40.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [6], Q = \corescorecore.core_40.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_40.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_40.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.ram.rdata [0] \corescorecore.core_40.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6263 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6269 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.ctrl.new_pc \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_40.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_40.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_40.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.alu.shamt_ser \corescorecore.core_40.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_40.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.result_lt, Q = \corescorecore.core_40.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_4.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6280 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6282 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_4.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_4.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_4.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2029_Y, Q = \corescorecore.core_4.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6295 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.o_init, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6297 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6300 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6302 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_4.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.two_stage_op, Q = \corescorecore.core_4.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_4.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_4.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_4.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_4.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_4.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [6], Q = \corescorecore.core_4.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_4.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_4.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.ram.rdata [0] \corescorecore.core_4.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6331 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6337 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.ctrl.new_pc \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_4.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_4.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_4.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.alu.shamt_ser \corescorecore.core_4.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_4.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.result_lt, Q = \corescorecore.core_4.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_39.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6348 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6350 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_39.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_39.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_39.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4089 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4089 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4089 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4088 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909_Y, Q = \corescorecore.core_39.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6363 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.o_init, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6365 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_39.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6368 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6370 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_39.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6372 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.two_stage_op, Q = \corescorecore.core_39.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_39.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_39.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_39.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_39.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_39.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [6], Q = \corescorecore.core_39.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_39.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_39.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.ram.rdata [0] \corescorecore.core_39.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6399 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6405 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.ctrl.new_pc \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_39.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_39.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_39.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.alu.shamt_ser \corescorecore.core_39.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_39.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.result_lt, Q = \corescorecore.core_39.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_38.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6416 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6418 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_38.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_38.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_38.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4080 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941_Y, Q = \corescorecore.core_38.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6431 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.o_init, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6433 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_38.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6436 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6438 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_38.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6440 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.two_stage_op, Q = \corescorecore.core_38.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_38.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_38.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_38.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_38.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_38.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [6], Q = \corescorecore.core_38.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_38.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_38.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.ram.rdata [0] \corescorecore.core_38.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6467 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6473 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.ctrl.new_pc \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_38.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_38.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_38.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.alu.shamt_ser \corescorecore.core_38.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_38.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.result_lt, Q = \corescorecore.core_38.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_37.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6484 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6486 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_37.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_37.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_37.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4072 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973_Y, Q = \corescorecore.core_37.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6499 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.o_init, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6501 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_37.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6504 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6506 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_37.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6508 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.two_stage_op, Q = \corescorecore.core_37.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_37.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_37.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_37.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_37.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_37.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [6], Q = \corescorecore.core_37.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_37.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_37.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.ram.rdata [0] \corescorecore.core_37.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6535 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6541 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.ctrl.new_pc \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_37.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_37.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_37.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.alu.shamt_ser \corescorecore.core_37.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_37.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.result_lt, Q = \corescorecore.core_37.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_36.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6552 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6554 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_36.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_36.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_36.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4065 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4065 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4065 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4064 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005_Y, Q = \corescorecore.core_36.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6567 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.o_init, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6569 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_36.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6572 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6574 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_36.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6576 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.two_stage_op, Q = \corescorecore.core_36.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_36.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_36.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_36.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_36.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_36.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [6], Q = \corescorecore.core_36.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_36.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_36.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.ram.rdata [0] \corescorecore.core_36.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6603 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6609 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.ctrl.new_pc \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_36.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_36.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_36.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.alu.shamt_ser \corescorecore.core_36.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_36.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.result_lt, Q = \corescorecore.core_36.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_35.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6620 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6622 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_35.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_35.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_35.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037_Y, Q = \corescorecore.core_35.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6635 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.o_init, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6637 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_35.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6640 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6642 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_35.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6644 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.two_stage_op, Q = \corescorecore.core_35.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_35.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_35.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_35.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_35.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_35.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [6], Q = \corescorecore.core_35.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_35.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_35.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.ram.rdata [0] \corescorecore.core_35.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6671 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6677 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.ctrl.new_pc \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_35.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_35.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_35.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.alu.shamt_ser \corescorecore.core_35.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_35.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.result_lt, Q = \corescorecore.core_35.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_34.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6688 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6690 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_34.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_34.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_34.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4049 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4049 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4049 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4048 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069_Y, Q = \corescorecore.core_34.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6703 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.o_init, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6705 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_34.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6708 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6710 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_34.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6712 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.two_stage_op, Q = \corescorecore.core_34.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_34.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_34.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_34.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_34.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_34.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [6], Q = \corescorecore.core_34.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_34.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_34.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.ram.rdata [0] \corescorecore.core_34.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6739 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6745 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.ctrl.new_pc \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_34.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_34.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_34.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.alu.shamt_ser \corescorecore.core_34.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_34.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.result_lt, Q = \corescorecore.core_34.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_33.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6756 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6758 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_33.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_33.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_33.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4041 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4041 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4041 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4040 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101_Y, Q = \corescorecore.core_33.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6771 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.o_init, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6773 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_33.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6776 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6778 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_33.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6780 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.two_stage_op, Q = \corescorecore.core_33.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_33.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_33.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_33.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_33.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_33.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [6], Q = \corescorecore.core_33.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_33.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_33.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.ram.rdata [0] \corescorecore.core_33.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6807 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6813 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.ctrl.new_pc \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_33.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_33.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_33.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.alu.shamt_ser \corescorecore.core_33.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_33.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.result_lt, Q = \corescorecore.core_33.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_32.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6824 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6826 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_32.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_32.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_32.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4033 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4033 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4033 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4032 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133_Y, Q = \corescorecore.core_32.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6839 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.o_init, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6841 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_32.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6844 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6846 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_32.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6848 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.two_stage_op, Q = \corescorecore.core_32.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_32.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_32.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_32.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_32.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_32.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [6], Q = \corescorecore.core_32.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_32.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_32.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.ram.rdata [0] \corescorecore.core_32.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6875 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6881 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.ctrl.new_pc \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_32.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_32.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_32.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.alu.shamt_ser \corescorecore.core_32.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_32.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.result_lt, Q = \corescorecore.core_32.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_31.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6892 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6894 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_31.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_31.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_31.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4025 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4025 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4025 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4024 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165_Y, Q = \corescorecore.core_31.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6907 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.o_init, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6909 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_31.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6912 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6914 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_31.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6916 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.two_stage_op, Q = \corescorecore.core_31.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_31.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_31.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_31.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_31.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_31.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [6], Q = \corescorecore.core_31.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_31.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_31.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.ram.rdata [0] \corescorecore.core_31.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6943 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6949 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.ctrl.new_pc \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_31.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_31.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_31.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.alu.shamt_ser \corescorecore.core_31.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_31.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.result_lt, Q = \corescorecore.core_31.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_30.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6960 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6962 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_30.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_30.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_30.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4017 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4017 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4017 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4016 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197_Y, Q = \corescorecore.core_30.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6975 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.o_init, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6977 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_30.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6980 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6982 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_30.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6984 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.two_stage_op, Q = \corescorecore.core_30.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_30.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_30.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_30.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_30.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_30.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [6], Q = \corescorecore.core_30.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_30.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_30.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.ram.rdata [0] \corescorecore.core_30.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7011 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7017 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.ctrl.new_pc \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_30.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_30.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_30.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.alu.shamt_ser \corescorecore.core_30.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_30.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.result_lt, Q = \corescorecore.core_30.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_3.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7028 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7030 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_3.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_3.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_3.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2061_Y, Q = \corescorecore.core_3.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7043 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.o_init, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7045 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7048 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7050 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_3.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7052 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.two_stage_op, Q = \corescorecore.core_3.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_3.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_3.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_3.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_3.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_3.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [6], Q = \corescorecore.core_3.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_3.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_3.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.ram.rdata [0] \corescorecore.core_3.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7079 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7085 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.ctrl.new_pc \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_3.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_3.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_3.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.alu.shamt_ser \corescorecore.core_3.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_3.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.result_lt, Q = \corescorecore.core_3.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_29.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7096 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7098 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_29.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_29.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_29.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4009 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4009 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4009 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4008 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229_Y, Q = \corescorecore.core_29.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7111 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.o_init, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7113 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_29.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7116 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7118 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_29.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7120 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.two_stage_op, Q = \corescorecore.core_29.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_29.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_29.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_29.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_29.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_29.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [6], Q = \corescorecore.core_29.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_29.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_29.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.ram.rdata [0] \corescorecore.core_29.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7147 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7153 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.ctrl.new_pc \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_29.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_29.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_29.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.alu.shamt_ser \corescorecore.core_29.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_29.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.result_lt, Q = \corescorecore.core_29.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_28.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7164 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7166 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_28.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_28.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_28.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4001 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4001 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4001 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4000 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261_Y, Q = \corescorecore.core_28.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7179 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.o_init, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7181 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_28.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7184 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7186 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_28.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7188 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.two_stage_op, Q = \corescorecore.core_28.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_28.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_28.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_28.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_28.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_28.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [6], Q = \corescorecore.core_28.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_28.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_28.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.ram.rdata [0] \corescorecore.core_28.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7215 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7221 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.ctrl.new_pc \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_28.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_28.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_28.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.alu.shamt_ser \corescorecore.core_28.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_28.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.result_lt, Q = \corescorecore.core_28.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_27.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7232 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7234 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_27.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_27.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_27.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3993 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3993 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3993 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3992 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293_Y, Q = \corescorecore.core_27.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7247 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.o_init, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7249 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_27.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7252 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7254 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_27.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7256 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.two_stage_op, Q = \corescorecore.core_27.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_27.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_27.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_27.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_27.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_27.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [6], Q = \corescorecore.core_27.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_27.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_27.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.ram.rdata [0] \corescorecore.core_27.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7283 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7289 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.ctrl.new_pc \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_27.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_27.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_27.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.alu.shamt_ser \corescorecore.core_27.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_27.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.result_lt, Q = \corescorecore.core_27.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_26.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7300 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7302 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_26.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_26.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_26.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3985 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3985 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3985 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3984 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325_Y, Q = \corescorecore.core_26.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7315 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.o_init, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7317 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_26.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7320 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7322 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_26.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7324 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.two_stage_op, Q = \corescorecore.core_26.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_26.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_26.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_26.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_26.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_26.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [6], Q = \corescorecore.core_26.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_26.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_26.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.ram.rdata [0] \corescorecore.core_26.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7351 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7357 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.ctrl.new_pc \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_26.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_26.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_26.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.alu.shamt_ser \corescorecore.core_26.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_26.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.result_lt, Q = \corescorecore.core_26.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_25.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7368 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7370 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_25.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_25.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_25.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3977 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3977 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3977 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3976 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357_Y, Q = \corescorecore.core_25.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7383 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.o_init, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7385 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_25.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7388 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7390 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_25.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7392 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.two_stage_op, Q = \corescorecore.core_25.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_25.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_25.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_25.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_25.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_25.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [6], Q = \corescorecore.core_25.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_25.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_25.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.ram.rdata [0] \corescorecore.core_25.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7419 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7425 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.ctrl.new_pc \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_25.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_25.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_25.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.alu.shamt_ser \corescorecore.core_25.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_25.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.result_lt, Q = \corescorecore.core_25.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_24.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7436 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7438 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_24.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_24.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_24.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3969 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3969 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3969 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3968 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389_Y, Q = \corescorecore.core_24.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7451 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.o_init, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7453 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_24.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7456 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7458 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_24.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7460 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.two_stage_op, Q = \corescorecore.core_24.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_24.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_24.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_24.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_24.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_24.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [6], Q = \corescorecore.core_24.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_24.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_24.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.ram.rdata [0] \corescorecore.core_24.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7487 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7493 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.ctrl.new_pc \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_24.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_24.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_24.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.alu.shamt_ser \corescorecore.core_24.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_24.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.result_lt, Q = \corescorecore.core_24.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_23.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7504 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7506 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_23.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_23.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_23.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3961 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3961 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3961 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3960 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421_Y, Q = \corescorecore.core_23.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7519 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.o_init, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7521 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_23.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7524 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7526 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_23.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7528 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.two_stage_op, Q = \corescorecore.core_23.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_23.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_23.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_23.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_23.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_23.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [6], Q = \corescorecore.core_23.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_23.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_23.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.ram.rdata [0] \corescorecore.core_23.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7555 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7561 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.ctrl.new_pc \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_23.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_23.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_23.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.alu.shamt_ser \corescorecore.core_23.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_23.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.result_lt, Q = \corescorecore.core_23.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_22.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7572 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7574 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_22.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_22.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_22.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3953 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3953 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3953 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3952 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453_Y, Q = \corescorecore.core_22.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7587 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.o_init, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7589 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_22.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7592 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7594 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_22.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7596 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.two_stage_op, Q = \corescorecore.core_22.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_22.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_22.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_22.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_22.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_22.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [6], Q = \corescorecore.core_22.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_22.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_22.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.ram.rdata [0] \corescorecore.core_22.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7623 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7629 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.ctrl.new_pc \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_22.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_22.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_22.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.alu.shamt_ser \corescorecore.core_22.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_22.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.result_lt, Q = \corescorecore.core_22.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_21.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7640 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7642 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_21.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_21.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_21.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3945 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3945 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3945 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3944 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485_Y, Q = \corescorecore.core_21.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7655 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.o_init, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7657 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_21.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7660 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7662 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_21.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7664 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.two_stage_op, Q = \corescorecore.core_21.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_21.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_21.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_21.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_21.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_21.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [6], Q = \corescorecore.core_21.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_21.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_21.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.ram.rdata [0] \corescorecore.core_21.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7691 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7697 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.ctrl.new_pc \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_21.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_21.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_21.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.alu.shamt_ser \corescorecore.core_21.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_21.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.result_lt, Q = \corescorecore.core_21.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_20.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7708 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7710 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_20.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_20.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_20.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3937 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3937 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3937 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3936 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517_Y, Q = \corescorecore.core_20.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7723 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.o_init, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7725 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_20.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7728 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7730 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_20.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7732 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.two_stage_op, Q = \corescorecore.core_20.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_20.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_20.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_20.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_20.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_20.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [6], Q = \corescorecore.core_20.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_20.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_20.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.ram.rdata [0] \corescorecore.core_20.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7759 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7765 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.ctrl.new_pc \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_20.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_20.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_20.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.alu.shamt_ser \corescorecore.core_20.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_20.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.result_lt, Q = \corescorecore.core_20.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_2.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7776 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7778 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_2.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_2.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_2.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4336 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4336 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4336 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2093_Y, Q = \corescorecore.core_2.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7791 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.o_init, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7793 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7796 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7798 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_2.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7800 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.two_stage_op, Q = \corescorecore.core_2.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_2.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_2.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_2.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_2.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_2.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [6], Q = \corescorecore.core_2.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_2.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_2.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.ram.rdata [0] \corescorecore.core_2.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7827 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7833 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.ctrl.new_pc \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_2.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_2.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_2.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.alu.shamt_ser \corescorecore.core_2.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_2.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.result_lt, Q = \corescorecore.core_2.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_19.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7844 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7846 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_19.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_19.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_19.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3929 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3929 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3929 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3928 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549_Y, Q = \corescorecore.core_19.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7859 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.o_init, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7861 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_19.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7864 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7866 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_19.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7868 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.two_stage_op, Q = \corescorecore.core_19.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_19.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_19.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_19.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_19.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_19.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [6], Q = \corescorecore.core_19.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_19.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_19.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.ram.rdata [0] \corescorecore.core_19.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7895 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7901 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.ctrl.new_pc \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_19.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_19.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_19.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.alu.shamt_ser \corescorecore.core_19.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_19.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.result_lt, Q = \corescorecore.core_19.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_18.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7912 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7914 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_18.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_18.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_18.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3921 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3921 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3921 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3920 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581_Y, Q = \corescorecore.core_18.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7927 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.o_init, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7929 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_18.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7932 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7934 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_18.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7936 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.two_stage_op, Q = \corescorecore.core_18.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_18.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_18.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_18.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_18.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_18.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [6], Q = \corescorecore.core_18.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_18.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_18.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.ram.rdata [0] \corescorecore.core_18.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7963 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7969 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.ctrl.new_pc \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_18.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_18.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_18.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.alu.shamt_ser \corescorecore.core_18.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_18.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.result_lt, Q = \corescorecore.core_18.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_17.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7980 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7982 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_17.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_17.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_17.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3913 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3913 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3913 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3912 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613_Y, Q = \corescorecore.core_17.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7995 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.o_init, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7997 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_17.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8000 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8002 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_17.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8004 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.two_stage_op, Q = \corescorecore.core_17.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_17.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_17.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_17.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_17.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_17.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [6], Q = \corescorecore.core_17.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_17.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_17.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.ram.rdata [0] \corescorecore.core_17.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8031 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8037 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.ctrl.new_pc \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_17.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_17.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_17.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.alu.shamt_ser \corescorecore.core_17.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_17.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.result_lt, Q = \corescorecore.core_17.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_16.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8048 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8050 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_16.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_16.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_16.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3905 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3905 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3905 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3904 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1645_Y, Q = \corescorecore.core_16.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8063 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.o_init, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8065 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_16.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8068 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8070 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_16.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8072 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.two_stage_op, Q = \corescorecore.core_16.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_16.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_16.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_16.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_16.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_16.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [6], Q = \corescorecore.core_16.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_16.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_16.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.ram.rdata [0] \corescorecore.core_16.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8099 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8105 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.ctrl.new_pc \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_16.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_16.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_16.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.alu.shamt_ser \corescorecore.core_16.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_16.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.result_lt, Q = \corescorecore.core_16.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_15.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8116 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8118 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_15.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_15.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_15.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3897 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3897 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3897 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3896 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1677_Y, Q = \corescorecore.core_15.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8131 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.o_init, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8133 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_15.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8136 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8138 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_15.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8140 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.two_stage_op, Q = \corescorecore.core_15.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_15.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_15.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_15.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_15.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_15.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [6], Q = \corescorecore.core_15.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_15.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_15.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.ram.rdata [0] \corescorecore.core_15.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8167 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8173 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.ctrl.new_pc \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_15.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_15.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_15.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.alu.shamt_ser \corescorecore.core_15.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_15.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.result_lt, Q = \corescorecore.core_15.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_14.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8184 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8186 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_14.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_14.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_14.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3889 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3889 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3889 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1709_Y, Q = \corescorecore.core_14.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8199 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.o_init, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8201 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_14.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8204 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8206 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_14.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8208 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.two_stage_op, Q = \corescorecore.core_14.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_14.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_14.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_14.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_14.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_14.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [6], Q = \corescorecore.core_14.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_14.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_14.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.ram.rdata [0] \corescorecore.core_14.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8235 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8241 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.ctrl.new_pc \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_14.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_14.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_14.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.alu.shamt_ser \corescorecore.core_14.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_14.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.result_lt, Q = \corescorecore.core_14.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_13.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8252 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8254 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_13.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_13.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_13.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4424 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4424 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4424 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4423 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1741_Y, Q = \corescorecore.core_13.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8267 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.o_init, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8269 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_13.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8272 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8274 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_13.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8276 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.two_stage_op, Q = \corescorecore.core_13.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_13.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_13.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_13.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_13.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_13.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [6], Q = \corescorecore.core_13.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_13.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_13.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.ram.rdata [0] \corescorecore.core_13.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8303 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8309 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.ctrl.new_pc \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_13.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_13.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_13.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.alu.shamt_ser \corescorecore.core_13.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_13.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.result_lt, Q = \corescorecore.core_13.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_12.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8320 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8322 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_12.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_12.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_12.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4416 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4416 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4416 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4415 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1773_Y, Q = \corescorecore.core_12.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8335 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.o_init, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8337 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_12.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8340 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8342 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_12.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8344 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.two_stage_op, Q = \corescorecore.core_12.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_12.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_12.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_12.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_12.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_12.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [6], Q = \corescorecore.core_12.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_12.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_12.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.ram.rdata [0] \corescorecore.core_12.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8371 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8377 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.ctrl.new_pc \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_12.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_12.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_12.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.alu.shamt_ser \corescorecore.core_12.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_12.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.result_lt, Q = \corescorecore.core_12.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_11.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8388 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8390 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_11.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_11.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_11.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4408 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4408 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4408 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4407 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1805_Y, Q = \corescorecore.core_11.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8403 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.o_init, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8405 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_11.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8408 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8410 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_11.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8412 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.two_stage_op, Q = \corescorecore.core_11.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_11.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_11.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_11.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_11.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_11.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [6], Q = \corescorecore.core_11.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_11.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_11.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.ram.rdata [0] \corescorecore.core_11.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8439 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8445 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.ctrl.new_pc \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_11.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_11.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_11.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.alu.shamt_ser \corescorecore.core_11.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_11.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.result_lt, Q = \corescorecore.core_11.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_10.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8456 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8458 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_10.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_10.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_10.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4400 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4400 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4400 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4399 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1837_Y, Q = \corescorecore.core_10.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8471 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.o_init, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8473 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_10.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8476 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8478 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_10.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8480 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.two_stage_op, Q = \corescorecore.core_10.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_10.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_10.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_10.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_10.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_10.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [6], Q = \corescorecore.core_10.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_10.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_10.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.ram.rdata [0] \corescorecore.core_10.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8507 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8513 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.ctrl.new_pc \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_10.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_10.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_10.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.alu.shamt_ser \corescorecore.core_10.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_10.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.result_lt, Q = \corescorecore.core_10.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_1.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8524 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8526 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_1.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_1.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_1.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4328 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4328 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4328 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2125_Y, Q = \corescorecore.core_1.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8539 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.o_init, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8541 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8544 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8546 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_1.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8548 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.two_stage_op, Q = \corescorecore.core_1.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_1.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_1.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_1.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_1.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_1.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [6], Q = \corescorecore.core_1.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_1.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_1.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.ram.rdata [0] \corescorecore.core_1.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8575 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8581 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.ctrl.new_pc \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_1.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_1.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_1.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.alu.shamt_ser \corescorecore.core_1.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_1.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.result_lt, Q = \corescorecore.core_1.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\w2s.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_0.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3098_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8592 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3102_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8594 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_0.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y, Q = \corescorecore.core_0.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_0.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4170 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4320 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4320 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4320 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4319 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2157_Y, Q = \corescorecore.core_0.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4280 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3548_Y, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8607 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.o_init, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4279 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3552_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8609 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4278 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4276 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3556_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8612 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$2442_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3560_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8614 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3564_Y, Q = \corescorecore.core_0.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8616 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.two_stage_op, Q = \corescorecore.core_0.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$4312 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_0.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$4311 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_0.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4296 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4295 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4294 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_0.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4293 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_0.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4292 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_0.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4291 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [6], Q = \corescorecore.core_0.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4286 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_0.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_0.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4283 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.ram.rdata [0] \corescorecore.core_0.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$4301 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3620_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8643 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$4300 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3628_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8649 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.ctrl.new_pc \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$2272_Y \corescorecore.core_0.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_0.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$2460_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_0.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.alu.shamt_ser \corescorecore.core_0.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_0.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4304 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.result_lt, Q = \corescorecore.core_0.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.mask_next, Q = \corescorecore.axis_mux.arb_inst.mask_reg, rval = 50'00000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8659 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$4\mask_next[49:0], Q = \corescorecore.axis_mux.arb_inst.mask_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_encoded_next, Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$8665 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_encoded_next[5:0], Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4185 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_valid_next, Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8667 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_valid_next[0:0], Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4184 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_next, Q = \corescorecore.axis_mux.arb_inst.grant_reg, rval = 50'00000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8669 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_next[49:0], Q = \corescorecore.axis_mux.arb_inst.grant_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4199 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8671 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$4197 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tdata_int, Q = \corescorecore.axis_mux.temp_m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4192 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8680 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$4190 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.$0\m_axis_tdata_reg[7:0], Q = \corescorecore.axis_mux.m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4189 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tready_int_early, Q = \corescorecore.axis_mux.m_axis_tready_int_reg, rval = 1'0).

28.9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2166 unused cells and 2016 unused wires.
<suppressed ~2171 debug messages>

28.9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~304 debug messages>

28.9.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1563 debug messages>

28.9.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~750 debug messages>
Removed a total of 250 cells.

28.9.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 250 unused wires.
<suppressed ~1 debug messages>

28.9.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1563 debug messages>

28.9.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.23. Finished OPT passes. (There is nothing left to do.)

28.9.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2171 (corescorecore.core_0.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2139 (corescorecore.core_1.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1851 (corescorecore.core_10.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1819 (corescorecore.core_11.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1787 (corescorecore.core_12.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1755 (corescorecore.core_13.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1723 (corescorecore.core_14.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1691 (corescorecore.core_15.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1659 (corescorecore.core_16.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1627 (corescorecore.core_17.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1595 (corescorecore.core_18.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1563 (corescorecore.core_19.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2107 (corescorecore.core_2.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1531 (corescorecore.core_20.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1499 (corescorecore.core_21.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1467 (corescorecore.core_22.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1435 (corescorecore.core_23.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1403 (corescorecore.core_24.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1371 (corescorecore.core_25.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1339 (corescorecore.core_26.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1307 (corescorecore.core_27.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1275 (corescorecore.core_28.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1243 (corescorecore.core_29.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2075 (corescorecore.core_3.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1211 (corescorecore.core_30.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1179 (corescorecore.core_31.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1147 (corescorecore.core_32.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1115 (corescorecore.core_33.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1083 (corescorecore.core_34.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1051 (corescorecore.core_35.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1019 (corescorecore.core_36.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$987 (corescorecore.core_37.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$955 (corescorecore.core_38.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$923 (corescorecore.core_39.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2043 (corescorecore.core_4.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$891 (corescorecore.core_40.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$859 (corescorecore.core_41.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$827 (corescorecore.core_42.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$795 (corescorecore.core_43.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$763 (corescorecore.core_44.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$731 (corescorecore.core_45.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$699 (corescorecore.core_46.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$667 (corescorecore.core_47.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$635 (corescorecore.core_48.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$587 (corescorecore.core_49.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2011 (corescorecore.core_5.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1979 (corescorecore.core_6.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1947 (corescorecore.core_7.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1915 (corescorecore.core_8.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1883 (corescorecore.core_9.serving.ram.mem).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$auto$opt_dff.cc:195:make_patterns_logic$8685 ($ne).
Removed top 49 bits (of 50) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shl$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:107$357 ($shl).
Removed top 22 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shiftx$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:0$360 ($shiftx).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603 ($shl).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603 ($shl).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.$not$src/serving_1.0.2/serving/serving.v:80$409 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$569 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$573 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$576 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.$not$src/serving_1.0.2/serving/serving.v:81$410 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.$not$src/serving_1.0.2/serving/serving.v:80$437 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$617 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$624 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.$not$src/serving_1.0.2/serving/serving.v:81$438 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.$not$src/serving_1.0.2/serving/serving.v:80$439 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$649 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$656 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.$not$src/serving_1.0.2/serving/serving.v:81$440 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.$not$src/serving_1.0.2/serving/serving.v:80$441 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$681 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$688 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.$not$src/serving_1.0.2/serving/serving.v:81$442 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.$not$src/serving_1.0.2/serving/serving.v:80$443 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$713 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$720 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.$not$src/serving_1.0.2/serving/serving.v:81$444 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.$not$src/serving_1.0.2/serving/serving.v:80$445 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$745 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$752 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.$not$src/serving_1.0.2/serving/serving.v:81$446 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.$not$src/serving_1.0.2/serving/serving.v:80$447 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$777 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$784 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.$not$src/serving_1.0.2/serving/serving.v:81$448 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:80$449 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$809 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$816 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:81$450 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:80$451 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$841 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$848 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:81$452 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:80$453 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$873 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$880 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:81$454 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:80$455 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$905 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$912 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:81$456 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:80$457 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$937 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$944 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:81$458 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:80$459 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$969 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$976 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:81$460 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:80$461 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1001 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1008 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:81$462 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:80$463 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1033 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1040 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:81$464 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:80$465 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1065 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1072 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:81$466 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:80$467 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1097 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1104 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:81$468 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:80$469 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1129 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1136 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:81$470 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:80$471 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1161 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1168 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:81$472 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:80$473 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1193 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1200 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:81$474 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:80$475 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1225 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1232 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:81$476 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:80$477 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1257 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1264 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:81$478 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:80$479 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1289 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1296 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:81$480 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:80$481 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1321 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1328 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:81$482 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:80$483 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1353 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1360 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:81$484 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:80$485 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1385 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1392 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:81$486 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:80$487 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1417 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1424 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:81$488 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:80$489 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1449 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1456 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:81$490 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:80$491 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1481 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1488 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:81$492 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:80$493 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1513 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1520 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:81$494 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:80$495 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1545 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1552 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:81$496 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:80$497 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1577 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1584 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:81$498 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:80$499 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1609 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1616 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:81$500 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:80$501 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1641 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1645 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1648 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:81$502 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:80$503 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1673 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1677 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1680 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:81$504 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:80$505 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1705 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1709 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1712 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:81$506 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:80$507 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1737 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1741 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1744 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:81$508 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:80$509 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1769 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1773 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1776 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:81$510 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:80$511 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1801 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1805 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1808 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:81$512 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:80$513 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1833 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1837 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1840 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:81$514 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:80$515 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1865 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1869 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1872 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:81$516 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:80$517 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1897 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1901 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1904 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:81$518 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:80$519 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1929 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1933 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1936 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:81$520 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:80$521 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1961 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1965 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1968 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:81$522 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:80$523 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1993 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1997 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2000 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:81$524 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:80$525 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2025 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2029 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2032 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:81$526 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:80$527 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2057 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2061 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2064 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:81$528 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:80$529 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2089 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2093 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2096 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:81$530 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:80$531 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2121 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2125 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2128 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:81$532 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:80$533 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$2406 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$2377 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$2376 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$2182 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$551 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3088 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3090 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2153 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2157 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2160 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$599 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:81$534 ($not).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3449 ($mux).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3446 ($mux).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 22 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428_Y.
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 4 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 4 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553_Y.
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$0\data[9:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$procmux$3446_Y.
Removed top 22 bits (of 32) from wire corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y.

28.9.9. Executing PEEPOPT pass (run peephole optimizers).

28.9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 117 unused wires.
<suppressed ~1 debug messages>

28.9.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module corescore_gowin_yosys:
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2157 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2125 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1837 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1805 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1773 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1741 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1709 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1677 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1645 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2093 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2061 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$573 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1997 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1965 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1933 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1901 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1869 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547 ($add).
  creating $macc model for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2251 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2243 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2266 into $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2219 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2216 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2061.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$573.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1997.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2093.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1965.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1645.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1677.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1933.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1709.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1741.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1773.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1805.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1901.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1837.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2125.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2157.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1869.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217.
  creating $alu model for $macc $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428.
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428: $auto$alumacc.cc:495:replace_alu$8809
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430: $auto$alumacc.cc:495:replace_alu$8812
  creating $alu cell for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348: $auto$alumacc.cc:495:replace_alu$8815
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$8818
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$8821
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$8824
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$8827
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$8830
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$8833
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1869: $auto$alumacc.cc:495:replace_alu$8836
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$8839
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$8842
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$8845
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$8848
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$8851
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2157: $auto$alumacc.cc:495:replace_alu$8854
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$8857
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$8860
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$8863
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$8866
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$8869
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$8872
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$8875
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$8878
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$8881
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$8884
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$8887
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$8890
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$8893
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$8896
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$8899
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2125: $auto$alumacc.cc:495:replace_alu$8902
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$8905
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$8908
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$8911
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$8914
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$8917
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$8920
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$8923
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$8926
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$8929
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$8932
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$8935
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$8938
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$8941
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$8944
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$8947
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1837: $auto$alumacc.cc:495:replace_alu$8950
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$8953
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$8956
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$8959
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$8962
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$8965
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$8968
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$8971
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$8974
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$8977
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$8980
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$8983
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1901: $auto$alumacc.cc:495:replace_alu$8986
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$8989
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$8992
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$8995
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1805: $auto$alumacc.cc:495:replace_alu$8998
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9001
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9004
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9007
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9010
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9013
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9016
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9019
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9022
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9025
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9028
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9031
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9034
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9037
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9040
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9043
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1773: $auto$alumacc.cc:495:replace_alu$9046
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9049
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9052
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2029: $auto$alumacc.cc:495:replace_alu$9055
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9058
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9061
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9064
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9067
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9070
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9073
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9076
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9079
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9082
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9085
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9088
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9091
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1741: $auto$alumacc.cc:495:replace_alu$9094
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9097
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9100
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9103
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9106
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9109
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9112
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9115
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9118
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9121
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9124
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9127
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9130
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9133
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9136
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9139
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1709: $auto$alumacc.cc:495:replace_alu$9142
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9145
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9148
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1933: $auto$alumacc.cc:495:replace_alu$9151
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9154
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9157
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9160
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9163
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9166
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9169
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9172
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9175
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9178
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9181
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9184
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9187
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1677: $auto$alumacc.cc:495:replace_alu$9190
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9193
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9196
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9199
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9202
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813: $auto$alumacc.cc:495:replace_alu$9205
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9208
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9211
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9214
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9217
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9220
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9223
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9226
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9229
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9232
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9235
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1645: $auto$alumacc.cc:495:replace_alu$9238
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9241
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9244
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9247
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9250
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9253
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9256
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9259
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9262
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9265
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9268
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9271
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9274
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9277
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9280
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9283
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613: $auto$alumacc.cc:495:replace_alu$9286
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9289
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9292
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9295
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9298
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1965: $auto$alumacc.cc:495:replace_alu$9301
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9304
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9307
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9310
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9313
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9316
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9319
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9322
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9325
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9328
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9331
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581: $auto$alumacc.cc:495:replace_alu$9334
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9337
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9340
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9343
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9346
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9349
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9352
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9355
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9358
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9361
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9364
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9367
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9370
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9373
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9376
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9379
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549: $auto$alumacc.cc:495:replace_alu$9382
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9385
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9388
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9391
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9394
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9397
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9400
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9403
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781: $auto$alumacc.cc:495:replace_alu$9406
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9409
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9412
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9415
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9418
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9421
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9424
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9427
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2093: $auto$alumacc.cc:495:replace_alu$9430
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9433
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9436
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9439
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9442
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9445
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9448
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9451
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1997: $auto$alumacc.cc:495:replace_alu$9454
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9457
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9460
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9463
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9466
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9469
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9472
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9475
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517: $auto$alumacc.cc:495:replace_alu$9478
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9481
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9484
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9487
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9490
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9493
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9496
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9499
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9502
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9505
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9508
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9511
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9514
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9517
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9520
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9523
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485: $auto$alumacc.cc:495:replace_alu$9526
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9529
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9532
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877: $auto$alumacc.cc:495:replace_alu$9535
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9538
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9541
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9544
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9547
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9550
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9553
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9556
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9559
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9562
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9565
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9568
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9571
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453: $auto$alumacc.cc:495:replace_alu$9574
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9577
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9580
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9583
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9586
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9589
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9592
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9595
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9598
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9601
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$573: $auto$alumacc.cc:495:replace_alu$9604
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9607
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9610
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9613
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9616
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9619
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421: $auto$alumacc.cc:495:replace_alu$9622
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9625
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9628
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9631
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9634
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9637
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9640
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9643
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9646
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9649
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9652
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9655
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9658
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9661
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9664
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9667
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389: $auto$alumacc.cc:495:replace_alu$9670
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9673
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9676
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9679
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9682
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9685
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9688
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9691
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9694
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9697
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9700
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9703
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9706
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9709
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9712
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9715
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357: $auto$alumacc.cc:495:replace_alu$9718
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9721
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9724
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9727
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9730
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9733
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9736
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9739
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9742
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9745
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9748
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9751
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621: $auto$alumacc.cc:495:replace_alu$9754
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9757
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9760
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9763
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325: $auto$alumacc.cc:495:replace_alu$9766
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9769
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9772
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9775
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9778
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9781
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9784
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9787
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9790
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9793
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9796
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9799
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9802
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9805
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9808
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9811
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293: $auto$alumacc.cc:495:replace_alu$9814
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9817
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9820
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9823
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9826
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9829
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9832
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9835
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9838
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9841
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9844
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9847
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9850
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9853
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9856
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9859
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261: $auto$alumacc.cc:495:replace_alu$9862
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9865
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9868
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9871
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9874
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9877
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9880
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9883
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9886
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9889
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9892
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9895
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9898
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9901
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9904
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9907
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229: $auto$alumacc.cc:495:replace_alu$9910
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9913
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9916
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653: $auto$alumacc.cc:495:replace_alu$9919
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9922
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9925
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9928
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9931
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9934
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9937
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9940
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9943
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9946
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9949
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9952
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9955
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2061: $auto$alumacc.cc:495:replace_alu$9958
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$9961
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$9964
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9967
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$9970
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$9973
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$9976
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9979
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9982
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$9985
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$9988
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$9991
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$9994
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$9997
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10000
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10003
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197: $auto$alumacc.cc:495:replace_alu$10006
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10009
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10012
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10015
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10018
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845: $auto$alumacc.cc:495:replace_alu$10021
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10024
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10027
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10030
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10033
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10036
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10039
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10042
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10045
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10048
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10051
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165: $auto$alumacc.cc:495:replace_alu$10054
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10057
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10060
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10063
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10066
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685: $auto$alumacc.cc:495:replace_alu$10069
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10072
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10075
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10078
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10081
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10084
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10087
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10090
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10093
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10096
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10099
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133: $auto$alumacc.cc:495:replace_alu$10102
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10105
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10108
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10111
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10114
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10117
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10120
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10123
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10126
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10129
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10132
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10135
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10138
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10141
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10144
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10147
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101: $auto$alumacc.cc:495:replace_alu$10150
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10153
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10156
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10159
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10162
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10165
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10168
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10171
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10174
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10177
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10180
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10183
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10186
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10189
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10192
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10195
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069: $auto$alumacc.cc:495:replace_alu$10198
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10201
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10204
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10207
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10210
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10213
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10216
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10219
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717: $auto$alumacc.cc:495:replace_alu$10222
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10225
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10228
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10231
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10234
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10237
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10240
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10243
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037: $auto$alumacc.cc:495:replace_alu$10246
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10249
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10252
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10255
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10258
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10261
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10264
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10267
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10270
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10273
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10276
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10279
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10282
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10285
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10288
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10291
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005: $auto$alumacc.cc:495:replace_alu$10294
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10297
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10300
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10303
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10306
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10309
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10312
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10315
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10318
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10321
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10324
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10327
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10330
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10333
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10336
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10339
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973: $auto$alumacc.cc:495:replace_alu$10342
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10345
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10348
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10351
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10354
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10357
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10360
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10363
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10366
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10369
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749: $auto$alumacc.cc:495:replace_alu$10372
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10375
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10378
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10381
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10384
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10387
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941: $auto$alumacc.cc:495:replace_alu$10390
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10393
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10396
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10399
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10402
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10405
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10408
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10411
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10414
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10417
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10420
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$2244: $auto$alumacc.cc:495:replace_alu$10423
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10426
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$2252: $auto$alumacc.cc:495:replace_alu$10429
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10432
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$2450: $auto$alumacc.cc:495:replace_alu$10435
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909: $auto$alumacc.cc:495:replace_alu$10438
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$553: $auto$alumacc.cc:495:replace_alu$10441
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$547: $auto$alumacc.cc:495:replace_alu$10444
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10447
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$2217: $auto$alumacc.cc:495:replace_alu$10450
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$2174: $auto$alumacc.cc:495:replace_alu$10453
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$2220: $auto$alumacc.cc:495:replace_alu$10456
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10459
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$2459: $auto$alumacc.cc:495:replace_alu$10462
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$2267: $auto$alumacc.cc:495:replace_alu$10465
  created 553 $alu and 0 $macc cells.

28.9.12. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module corescore_gowin_yosys that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603 ($shl):
    Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603 ($shl):
      Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'11
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'01
      Size of SAT problem: 4754 variables, 10814 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603: $auto$share.cc:977:make_cell_activation_logic$10468
      New cell: $auto$share.cc:667:make_supercell$10475 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$10475 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl):
      Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'0
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'1
      Size of SAT problem: 4502 variables, 10156 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: $auto$share.cc:977:make_cell_activation_logic$10478
      New cell: $auto$share.cc:667:make_supercell$10485 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$10485 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 4 cells in module corescore_gowin_yosys:
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$603 ($shl).

28.9.13. Executing OPT pass (performing simple optimizations).

28.9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~4 debug messages>

28.9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28.9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1565 debug messages>

28.9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 2 changes.

28.9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 251 unused cells and 258 unused wires.
<suppressed ~254 debug messages>

28.9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1564 debug messages>

28.9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.16. Finished OPT passes. (There is nothing left to do.)

28.9.14. Executing MEMORY pass.

28.9.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.9.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.9.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_43.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_44.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_45.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_46.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_47.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_48.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_49.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem write port 0.

28.9.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

28.9.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\corescorecore.core_0.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_1.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_10.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_11.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_12.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_13.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_14.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_15.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_16.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_17.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_18.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_19.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_2.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_20.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_21.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_22.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_23.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_24.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_25.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_26.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_27.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_28.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_29.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_3.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_30.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_31.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_32.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_33.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_34.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_35.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_36.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_37.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_38.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_39.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_4.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_40.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_41.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_42.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_43.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_44.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_45.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_46.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_47.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_48.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_49.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_5.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_6.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_7.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_8.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_9.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.

28.9.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 50 unused cells and 450 unused wires.
<suppressed ~51 debug messages>

28.9.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.9.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.9.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

28.9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.10. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_43.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_44.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_45.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_46.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_47.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_48.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_49.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem via $__GOWIN_DP_
<suppressed ~23600 debug messages>

28.11. Executing TECHMAP pass (map to technology primitives).

28.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

28.11.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

28.11.3. Continuing TECHMAP pass.
Using template $paramod$5d95ca09065f4250a38574f9a6d4d68708b08412\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$f13fa3652996aa6e19b7149e840d63f4fcf05bcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c1d5df2949182fc9a87c22ab766eb9e431912970\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5c589e02974cdd1a75166fa1a7aec5df28cd4ea1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5e92345170ea78b00f3b20fb9032439778093dff\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3f5cf8a8118506a1a74edbbca467736a05867c0d\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$10e98f6a59db8ff74e55901e88d564a3ec74a7a8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$7ba4bf3dfdc8badeb1ddd144fc3cc9f6c95a11ea\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c15f00594bef52da0d6a3e64bf9cd2017509f3bb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c04632524c2225ed0f468c19e48f6206c8da570f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9ea7df86c464fab38cbe6326f8e295c70b2458f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$84b04aba9b54c94e4ed061d9baac09d4733c735f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$eee2078234c15433b8961bdb7365d3d1b294ef11\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e81beae8ada53a88ebbfa1d41e548071560506e7\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$67d7d54218057901fd27563d4b967a9b08509de0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$34a47bfeacbc9b9f2f2ccfa4b5ce876109754283\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$91d34449770c8510e20e7df95235f9ce6be83805\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$37d2e8c09be502a06dbdb80d7f24646dce26c287\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1ae9e869ff330c95c3dae348d523e8994100c8f1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$95a6a7016930dde3aac24346f9149e038ea8dc98\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$4cd89db97e39cab1102994c46d880306c77a1c27\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$279a7248cb771e7976ad4b30f824e7b1fda1e990\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$073824068d26912f013c615c80841db51b85d86e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$a5acb668b342c1e51c268a943a2071bc98899341\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6b785a94d776beab7318a9d8fa182006d82f55a6\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$8fbc79169f7b8977d2a385f8777f4ac4a2f3465e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$38996717c5dcbe04aba1228dedb281c1e733e195\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ed809b9efbaea5a19a9bec99f3502c974ec1750e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e27df126e5597fe7af2d2e5597fd35e781d65ef8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9cfa34314f494267c817006b515b89a115d37f00\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$344d6cd26658f17cfc9fb2e830f34ab320da4dcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0e8777c5f52e335587c9b50a5d1557b753c1c4b9\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1148908019950426581d87aa78f20af6602b8759\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c13c99c897ae3a53d22fdac7da8703b5a883e9bc\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$72ba81c73d60e310c41c481eb5d84290e9693a13\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e3145f39cd4acdc5461a1fd86b4b574c093cc980\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c756ecdfdfabda800d5a0f68dbefcf8d5187b249\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0caf43b56b11033e82ac711a68f3a263707e81af\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6ff63fcd21be004c12cc9512156881e3e53c5d15\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ac1fd71399acf81b8913f4a8fb35d096a3ea9e0f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$939fac5d0e613050f77449dfa5f8d2e1911ac2b0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$cca26549afa576ddc84f160478f851e75819192b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$27dc83951a61dc6e9e2f54fa05964f5d5bb96c46\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3048ea596b2874d97beb3849f11f329cef539cac\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$bd6268edb5c581897611d34dccb836bad71129b1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$905630ed485929646aec30df859088edee70d8e5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1eaa97dff0599e148c2bb14a93e0a79dbbddb424\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$60cf3a1abb6840ff65bce755fb2f4d2114ba21f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$15ffa52f0e7734e2fdef453a9f940c842f46fa82\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$218fef238482c0e16ecf36160180cdbcc7eb170c\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~1106 debug messages>

28.12. Executing OPT pass (performing simple optimizations).

28.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~1060 debug messages>

28.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11197 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11179 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11161 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11143 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10999 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11125 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11827 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11809 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11791 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11773 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10963 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11755 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10945 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11737 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11719 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11107 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11701 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11683 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11665 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11647 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11629 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10981 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11611 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11593 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11575 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11557 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11089 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11539 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11521 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11017 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11503 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11485 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11467 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11449 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11431 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11413 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11395 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11071 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11377 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11359 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11341 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11323 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11305 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11287 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11269 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11251 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11233 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11215 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11053 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11035 ($dffe) from module corescore_gowin_yosys.

28.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 1759 unused wires.
<suppressed ~1 debug messages>

28.12.5. Rerunning OPT passes. (Removed registers in this run.)

28.12.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11824 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11821 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11806 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11803 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11788 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11785 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11770 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11767 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11752 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11749 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11734 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11731 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11716 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11713 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11698 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11695 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11680 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11677 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11662 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11659 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11644 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11641 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11626 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11623 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11608 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11605 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11590 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11587 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11572 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11569 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11554 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11551 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11536 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11533 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11518 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11515 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11500 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11497 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11482 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11479 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11464 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11461 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11446 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11443 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11428 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11425 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11410 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11407 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11389 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11374 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11371 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11356 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11353 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11338 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11335 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11320 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11317 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11302 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11299 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11284 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11281 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11266 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11263 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11248 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11245 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11227 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11212 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11209 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11194 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11191 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11176 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11173 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11158 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11155 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11140 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11137 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11122 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11119 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11104 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11101 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11086 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11083 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11068 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11065 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11050 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11047 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11032 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11029 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11014 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11011 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10996 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10993 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10978 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10975 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10960 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10957 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10942 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10939 [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5252 ($dffe) from module corescore_gowin_yosys (D = \emitter.data [1], Q = \emitter.data [0], rval = 1'0).

28.12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.10. Rerunning OPT passes. (Removed registers in this run.)

28.12.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.13. Executing OPT_DFF pass (perform DFF optimizations).

28.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.15. Finished fast OPT passes.

28.13. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.14. Executing OPT pass (performing simple optimizations).

28.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1563 debug messages>

28.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$10483:
      Old ports: A={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$8693 [6:0] }, B={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$8692 [6:0] }, Y=$auto$share.cc:658:make_supercell$10481
      New ports: A=$auto$wreduce.cc:513:run$8693 [6:0], B=$auto$wreduce.cc:513:run$8692 [6:0], Y=$auto$share.cc:658:make_supercell$10481 [6:0]
      New connections: $auto$share.cc:658:make_supercell$10481 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2457:
      Old ports: A=4'1111, B={ 3'000 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2
      New ports: A=2'11, B={ 1'0 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [1:0]
      New connections: \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [3:2] = { \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [1] \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [1] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2457:
      Old ports: A=4'1111, B={ 3'000 \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2
      New ports: A=2'11, B={ 1'0 \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [1:0]
      New connections: \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [3:2] = { \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [1] \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [1] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 3 changes.

28.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.6. Executing OPT_DFF pass (perform DFF optimizations).

28.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.9. Rerunning OPT passes. (Maybe there is more to do..)

28.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1563 debug messages>

28.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.16. Finished OPT passes. (There is nothing left to do.)

28.15. Executing TECHMAP pass (map to technology primitives).

28.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.15.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

28.15.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:50d40920ccf1e417e15f33963ce170b781b3a5ff$paramod$77d52aa419f28b60c346a13689bbf910a8105543\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:132afe31a702234186a82bb9061b2a9088b28f46$paramod$ccf70dca208fb38f39a4d11fd9c75da4a3d59729\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:0887ac3613740e24549436a768932a8936c12594$paramod$37a01b4445bc2c7e032615a504ad4fc34cccbec9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:231c9fca28b46dddc32d6cd24c09aa56644c6871$paramod$53e72764359d433ff87309a42c9c081384ca7800\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:74158e7157b6b385c838eb79760efe42cfedf660$paramod$e3820cf3ce174f3e629f1d2565fab8a724e97619\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:7d76671789eab5a3b738ca179e02d60df7ce0331$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:37b3cc4e06391b7a7ef418215dc52e2abb59f048$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_gw1n_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~25791 debug messages>

28.16. Executing OPT pass (performing simple optimizations).

28.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~17080 debug messages>

28.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~5169 debug messages>
Removed a total of 1723 cells.

28.16.3. Executing OPT_DFF pass (perform DFF optimizations).

28.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 7352 unused cells and 17826 unused wires.
<suppressed ~7553 debug messages>

28.16.5. Finished fast OPT passes.

28.17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port corescore_gowin_yosys.i_clk using IBUF.
Mapping port corescore_gowin_yosys.i_rstn using IBUF.
Mapping port corescore_gowin_yosys.o_uart_tx using OBUF.

28.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

28.19. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

28.20. Executing TECHMAP pass (map to technology primitives).

28.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.20.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~14122 debug messages>

28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~27 debug messages>

28.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28.23. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24. Executing ABC9 pass.

28.24.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.3. Executing PROC pass (convert processes to netlists).

28.24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$118475'.
Cleaned up 1 empty switch.

28.24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

28.24.3.4. Executing PROC_INIT pass (extract init attributes).

28.24.3.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$118475'.

28.24.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$118475'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$118475'.
  created direct connection (no actual register cell created).

28.24.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$118475'.
Cleaned up 0 empty switches.

28.24.3.12. Executing OPT_EXPR pass (perform const folding).

28.24.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module corescore_gowin_yosys.
Found 0 SCCs.

28.24.5. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.6. Executing PROC pass (convert processes to netlists).

28.24.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.24.6.4. Executing PROC_INIT pass (extract init attributes).

28.24.6.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.24.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.24.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.12. Executing OPT_EXPR pass (perform const folding).

28.24.7. Executing TECHMAP pass (map to technology primitives).

28.24.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

28.24.8. Executing OPT pass (performing simple optimizations).

28.24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

28.24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

28.24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.9. Finished OPT passes. (There is nothing left to do.)

28.24.9. Executing TECHMAP pass (map to technology primitives).

28.24.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

28.24.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~5 debug messages>

28.24.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~27408 debug messages>

28.24.12. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

28.24.14. Executing TECHMAP pass (map to technology primitives).

28.24.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

28.24.15. Executing OPT pass (performing simple optimizations).

28.24.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

28.24.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.24.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.24.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.16. Finished OPT passes. (There is nothing left to do.)

28.24.16. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

28.24.17. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 18622 cells with 115446 new cells, skipped 58816 cells.
  replaced 4 cell types:
    4968 $_OR_
    1400 $_XOR_
       1 $_ORNOT_
   12253 $_MUX_
  not replaced 20 cell types:
      50 $print
     931 $scopeinfo
    9188 $_NOT_
    5961 $_AND_
    3250 DFF
    7374 DFFE
      54 DFFS
     101 DFFSE
     957 DFFR
    2361 DFFRE
       2 DFFC
       2 IBUF
       1 OBUF
       1 rPLL
      50 DPX9B
       1 CLKDIV
   14097 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
   13309 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
       2 DFFC_$abc9_byp
    1124 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010

28.24.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.3. Executing XAIGER backend.
<suppressed ~14110 debug messages>
Extracted 51889 AND gates and 184299 wires from module `corescore_gowin_yosys' to a netlist network with 14507 inputs and 28664 outputs.

28.24.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

28.24.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  14507/  28664  and =   44908  lev =   27 (1.49)  mem = 2.11 MB  box = 28532  bb = 27408
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2560 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  14507/  28664  and =   60842  lev =   27 (1.40)  mem = 2.30 MB  ch = 7361  box = 28531  bb = 27408
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2560 carries.
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =   60842.  Ch =  6543.  Total mem =   26.53 MB. Peak cut mem =    1.79 MB.
ABC: P:  Del = 18251.00.  Ar =   90877.0.  Edge =    73897.  Cut =   742624.  T =     0.12 sec
ABC: P:  Del = 17319.00.  Ar =   93224.0.  Edge =    74960.  Cut =   739276.  T =     0.12 sec
ABC: P:  Del = 17319.00.  Ar =   20020.0.  Edge =    53789.  Cut =  1282698.  T =     0.18 sec
ABC: F:  Del = 17311.00.  Ar =   17033.0.  Edge =    51393.  Cut =  1243820.  T =     0.18 sec
ABC: A:  Del = 17311.00.  Ar =   16545.0.  Edge =    47398.  Cut =  1238689.  T =     0.26 sec
ABC: A:  Del = 17311.00.  Ar =   16461.0.  Edge =    47300.  Cut =  1249728.  T =     0.26 sec
ABC: Total time =     1.14 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =  14507/  28664  and =   45810  lev =   35 (1.36)  mem = 2.12 MB  box = 28531  bb = 27408
ABC: Mapping (K=8)  :  lut =  13015  edge =   47140  lev =   11 (0.93)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   35  mem = 0.85 MB
ABC: LUT = 13015 : 2=1258 9.7 %  3=4570 35.1 %  4=5365 41.2 %  5=1651 12.7 %  6=61 0.5 %  7=47 0.4 %  8=63 0.5 %  Ave = 3.62
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2560 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 4.65 seconds, total: 4.65 seconds

28.24.17.6. Executing AIGER frontend.
<suppressed ~86355 debug messages>
Removed 71136 unused cells and 177463 unused wires.

28.24.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:    13267
ABC RESULTS:   \DFFC_$abc9_byp cells:        2
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:     1123
ABC RESULTS:           input signals:     3320
ABC RESULTS:          output signals:    27614
Removing temp directory.

28.24.18. Executing TECHMAP pass (map to technology primitives).

28.24.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

28.24.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~1132 debug messages>
Removed 3097 unused cells and 294023 unused wires.

28.25. Executing TECHMAP pass (map to technology primitives).

28.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.25.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$360bd32232a4906bb22869df7903bdf19388c276\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$526d09a9bf9f1d3d7d361e3ac93ce8dbeb8c58f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$66726708ce41e8925a2129c978c6579d4d79a814\$lut for cells of type $lut.
Using template $paramod$fb39f791e6499b329eec6d36e3e9a2a0e4fecf11\$lut for cells of type $lut.
Using template $paramod$41eb4626e47a29eff3627cf0140837d1b524b5da\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$23e248ea7e0745bada846cf03bb953583c6a540f\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$670c2e21f208cece57109219901ab00f2c5f05c5\$lut for cells of type $lut.
Using template $paramod$ac9e31900cff76460281de38a1cdb2c70331dcc1\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$e34f188861eb2d112ec4ba0b72ac5c39fa2d4bbf\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$89a6ff89b01d5716d2cec802d2f44002058e28c7\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$d07b370dde847ff102dfeea99a3d78ed7f287f4e\$lut for cells of type $lut.
Using template $paramod$3156f2d69ee2a18bf68b5d292ef83b87c67861f2\$lut for cells of type $lut.
Using template $paramod$fcdd845fc1c0c94d3af3db8a47a6c48773dd7e9e\$lut for cells of type $lut.
Using template $paramod$9c6b252cc24f7216c8a1d87a7c1de3a2aecb83c8\$lut for cells of type $lut.
Using template $paramod$83eca42a8cdd7a7cc5200df6943cdf65664c760b\$lut for cells of type $lut.
Using template $paramod$3430340b7b5842cb53598832e70c2030710c7529\$lut for cells of type $lut.
Using template $paramod$16b79a5eba6e0c11d0283a95b16674705257a0eb\$lut for cells of type $lut.
Using template $paramod$cbf7b65c854d28ec416741709bf5b10b99a3f31b\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$8ebf426ae99e496c9907bc341cd5e01b36d1edef\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$0f6a5b2d703b48519c07dd3bf95386222f32fadd\$lut for cells of type $lut.
Using template $paramod$96d6126bde3e32f0ad58a8ed63ba70492cd70e77\$lut for cells of type $lut.
Using template $paramod$0260ba258d9e1a608f5e349a51c65fb9e84b9283\$lut for cells of type $lut.
Using template $paramod$af6bfc66edfa832be553173935a94fd15de7c168\$lut for cells of type $lut.
Using template $paramod$04a71ef6b0c8d8f258e7469b09b323039c0c6e76\$lut for cells of type $lut.
Using template $paramod$84c5cfa8d7481774250caab0fcdd6d249a376a31\$lut for cells of type $lut.
Using template $paramod$88a106be73851c7a5d1740739afdb4dbd65330dc\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$3dab616cc1023295427deb6b6e26facec7786848\$lut for cells of type $lut.
Using template $paramod$8729b70e94a314eddf23772ffcbb5d66379234ee\$lut for cells of type $lut.
Using template $paramod$16ceca229263aa9d03e1748c2cc629bae10d6f10\$lut for cells of type $lut.
Using template $paramod$e01b130a1349032db74f2160c26b051c13a03ff7\$lut for cells of type $lut.
Using template $paramod$b7b44fe091d554b25a29dda70f2368a662170311\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$a0af6facf9ab20da5be51286724b835659c2dbaf\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$f22ae7af8c0b90512d1b196570460620819a719d\$lut for cells of type $lut.
Using template $paramod$31572972585a2e033c48ed4ccf53906f24c15db4\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$4133399190d452e2aa8b6750c1cb9678376e85e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$6a0faddbb1877e236e8eb8130711942937277f4e\$lut for cells of type $lut.
Using template $paramod$96bd0924725c8137c1d30bc63bace3959dca8d83\$lut for cells of type $lut.
Using template $paramod$01aa58be6486ada417ace8afcac3ccf753873587\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$fca5e04cc9466565f7a8768a3153aac33a3eca85\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$eec3e012ad38f27b7ad007a7483ab2b695a016b2\$lut for cells of type $lut.
Using template $paramod$2b5e9436f39af2a787561c202ef608c121daf646\$lut for cells of type $lut.
Using template $paramod$624428ea8932fa0d59ec357d4f51e614f7910e25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$602f7d717a6f32103ca9bb89e4e893d9b0285263\$lut for cells of type $lut.
Using template $paramod$c0566adfe84d090f0eea67b00649642d0e032a64\$lut for cells of type $lut.
Using template $paramod$4b306809995680c685a237d536684a19d07110a3\$lut for cells of type $lut.
Using template $paramod$b25daa0268791b905f5e7a988e9fd70e42ca194c\$lut for cells of type $lut.
Using template $paramod$eb6473972e3cd81b6612adfc3c8303ad6fdd8c42\$lut for cells of type $lut.
Using template $paramod$946e4ba6cc6d5f643745e6b56089375901ce6d2c\$lut for cells of type $lut.
Using template $paramod$64b393f6474cb9cda39bace9bae84101ff002b46\$lut for cells of type $lut.
Using template $paramod$0397a04659c00318ae76496d241f1d2991537883\$lut for cells of type $lut.
Using template $paramod$99fa43031e528c3e0ea96628e47aadf06ccb5a6c\$lut for cells of type $lut.
Using template $paramod$1ec3fb8fd1fa98216cb96b4422de32c4ba5f6c9c\$lut for cells of type $lut.
Using template $paramod$98a0472cb3ad3c42d38a083e7d5d72c2f5240ead\$lut for cells of type $lut.
Using template $paramod$b97750a5817e67120931ff66942361793e1dbfe9\$lut for cells of type $lut.
Using template $paramod$f5cf7d48a1d000717a8f14a770131cc7d416cfe6\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$22fafc7b2aa0163401f59b3519ee947eac57020a\$lut for cells of type $lut.
Using template $paramod$284267df938459b9413fa2429dd65c56f230d038\$lut for cells of type $lut.
Using template $paramod$888b334de9f4dd63f7d998a0d9b3064f45de5124\$lut for cells of type $lut.
Using template $paramod$b402bd7e68503c05eaebc2da86362b1406325756\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$290541634e6c79e21042e339be1ae55a6712f931\$lut for cells of type $lut.
Using template $paramod$aed0e4d4c092c2b284c03f9d2d2f9c0913a3ea4d\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$00fc5b20b1f23020980dc7e17da328c007369d17\$lut for cells of type $lut.
Using template $paramod$b2a2aba0b33b0403ce6575dc31be425277384558\$lut for cells of type $lut.
Using template $paramod$0f358005c2b5ac96ae4cc34cbd1697e82164deca\$lut for cells of type $lut.
Using template $paramod$0623e17b239149821fdbe2294e3bbba8e938900a\$lut for cells of type $lut.
Using template $paramod$03da3dcc7c75ea9c9148a6fc634f76a9d0cbefef\$lut for cells of type $lut.
Using template $paramod$1f093f42b22f1cbed483e6fb46857abb85b9c690\$lut for cells of type $lut.
Using template $paramod$dc598698b7703bbf8c9925518df1909f2837723e\$lut for cells of type $lut.
Using template $paramod$751bc7c108a4299efd4381d203230ae8b6a2930d\$lut for cells of type $lut.
Using template $paramod$170b2d5ec07381123023e4cd36cf52d5bc16051d\$lut for cells of type $lut.
Using template $paramod$27e4e2435060ecc5b9e842dae50d901efd5b8c0c\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$6213fab765405847a7c3e1975d17d672f7d251af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$79e7cf60c5406fc1d03111fae9bde1471166818b\$lut for cells of type $lut.
Using template $paramod$72122eb3d247e3a713861b2cdab6ac90aa7c8ec8\$lut for cells of type $lut.
Using template $paramod$a8372e175876cbb66e220516f0b094622c6ad591\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$aa4b04335c28fec55841f190fdad436fc081ec5d\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$2b6db4e5116f575d473fb0294db7475e025274f6\$lut for cells of type $lut.
Using template $paramod$b10d10cd1c07857a5d9427e2c0de8df6e7c2abb8\$lut for cells of type $lut.
Using template $paramod$1d62d0d143ea27da917ab3f483de787b8b0491e5\$lut for cells of type $lut.
Using template $paramod$3b2061b3af5678713e38199f1fa50c1b8c65d8d4\$lut for cells of type $lut.
Using template $paramod$a39ed6e4ea5ca59f89ba5d6eadfc539b7de796c0\$lut for cells of type $lut.
Using template $paramod$9c0130ee02eb1d15531dadb759e3bbb6e8fcf916\$lut for cells of type $lut.
Using template $paramod$44dea2ddd965d1bb90bcb8c13c5988c54be49162\$lut for cells of type $lut.
Using template $paramod$0189d933eed523b159b35d60915e80e53d803bc2\$lut for cells of type $lut.
Using template $paramod$a4cc5f41e5f812d82d3db29a0552f5becd97e36e\$lut for cells of type $lut.
Using template $paramod$587454ea9eae0233cac4c812b95591cea387e452\$lut for cells of type $lut.
Using template $paramod$2bee3435ed584b3ea31a36672b5dba23116db1ae\$lut for cells of type $lut.
Using template $paramod$00ac8d76fc9ebe583cee083d1f9e1e68ec02625b\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$e89d087606f62300726eb9898d00f11e71618dbe\$lut for cells of type $lut.
Using template $paramod$3325acca3309c7eb41c0c360de4d257b81bdd892\$lut for cells of type $lut.
Using template $paramod$eaf527dcc8d970eb14c2297120f847b52c81b6d6\$lut for cells of type $lut.
Using template $paramod$6f20c26c0721e8b3757ca7b9a77b6e1d35f0f91c\$lut for cells of type $lut.
Using template $paramod$60f5218419b1529e26fbcf22af9fb91c6701df0a\$lut for cells of type $lut.
Using template $paramod$9cc18c358523cc3357cc7ea52ecfc22c866ae8ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$3352694b384c9431624f23558a71f71f407f37f8\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$5ac22f37522f0382fe67c9045399209b65eaccd7\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$f34cd1f02128162496db37fc52b0260087492050\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$562742778950be5e64a32ee62d1969df5be2f6d8\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$dd4cb24d7d66ec95f59335dcfc5d2478d8991a2b\$lut for cells of type $lut.
Using template $paramod$10855663ad4a7e0794519fdd971a224623a8ba39\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$8acda0abbfee6324110c39fb5d5a5f6e08538b83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$a56cc1380a3f51ce3bfe0cd6b0c2704227c2b267\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$44085d536a6cd16dc29ad3fe0f547f47011e475d\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$c29c2111d3826f775d2163f37acfb2332a6811b5\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod$0f165e890b967b8279bbe5ed6228f768d8bfad23\$lut for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$bfa79e6c0cfd27dfa98af2c2a5a9963b2c011138\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$3fb3f0de5b347667e45afe024bcf37620e184335\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$e930af86a0806f35bf9aa23f5a127fba13497110\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$dd94059fcb77eeb0f907558ea0d112c2826edd53\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$b96e40321b3f1ea90a4274c5e06da834d452fd19\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$55c90a00b595b55af3050e1c8ad692bd8d6a9062\$lut for cells of type $lut.
Using template $paramod$ea7a351beafa8581073707d0ad4e40be86f8b5f3\$lut for cells of type $lut.
Using template $paramod$4cb66d15166b0a623eb5ba8b57bec692f02dba16\$lut for cells of type $lut.
Using template $paramod$fe67cf6197c17a12622bc9bc8d8cb7b85d5390b9\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$d470bce6b03f04b0cb88a4761d49e686021fbc2b\$lut for cells of type $lut.
Using template $paramod$76a100a2aa1b1eceda6a7feaa2062ca21f6289fe\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$3932ac6d3c7ba83ee99487fca967b50df4b2400a\$lut for cells of type $lut.
Using template $paramod$d9b67eb0388ec247bb3f0c8d94fdc69da1f63cb0\$lut for cells of type $lut.
Using template $paramod$6640d08e639198f151386cce667425e820913986\$lut for cells of type $lut.
Using template $paramod$103c3bda4552892753f88efabdc38c8f517475a7\$lut for cells of type $lut.
Using template $paramod$0c65ec1ceb445ea7945dba7cb051b17857c6a31a\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$97f91d8ca6e4fa66a1f2a5efcbf8907461fe9776\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$b798a5784deb1c0416affebe450ff3c1f373449a\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$a243ee1df2a4e5758b66c38c9b209bbcb67c90a2\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$79adb436d4a2a48d714513ebfdff04d14450d594\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$0e85ee84681a3242934ca2236de1e53235267f1a\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$15248fd5a26dff0269af28e20885159bc9b0f163\$lut for cells of type $lut.
Using template $paramod$21a451808ccf3a1ce333a0078f546370105f809c\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$87a0923f4549d20cf051e3d239c4a3f5225bcdbc\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$389153bc2019f1f1fea2d1643e1e6863e984b5b7\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$0ddd2e92688b2eee539d320e54500ff039338130\$lut for cells of type $lut.
Using template $paramod$013dc32747fd4cae889b7af5ffd205415b9b1262\$lut for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod$24b0e6ca250918cbd03e2f6ba6bf3b07566f5591\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$01dca83a46715e34148c4c00ba35d18cd8b7f479\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$3834e2239f05e6b9b27d483b2e01a04de47c5bd6\$lut for cells of type $lut.
Using template $paramod$9dd7cfa701e5b7465d6816b24fdca1e2f85be903\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod$cc91e16d961ac13d3e41f965a2ec48b26b46096b\$lut for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$31b6a764205cbe9506e319175f100f6f7e827354\$lut for cells of type $lut.
Using template $paramod$6b2e3f45e60a8ca189e3ece7e5bc1e9ffcf1353a\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$b56c65c1e06cd422f362b20d2b4c7317c437827a\$lut for cells of type $lut.
Using template $paramod$9e163930d0940d4a632a99485d1f5f72b040087b\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$69185bb43703e4b30816b8e1888ef6df295509db\$lut for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$6e72d91aed134b3fd4b96e7f73a8818a5640ded8\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$3ab2e225f3b1347dda856ebbbfa02b7dfd2036b6\$lut for cells of type $lut.
Using template $paramod$1b471f220f2ad04e0bd7cdee32105c8794280da9\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$593d55011d7f7c07fc45eeb42e2947ea45865189\$lut for cells of type $lut.
Using template $paramod$8e7dd5aee1ff7a27cf6a7cea0207a5e10be55462\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$a7853c26ee21262b981ae0d0b74778bb403c5822\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$4f462dc11e548e5e5b877438b775298a98c1e8ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$3eb952a70852e9b98ed2d8428337048173147f51\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$451224992d22cebcc21fb34b69be67a7d11289db\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$00ca7c2ece4d384d0ccb2f396ac0dd25dc61ced1\$lut for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$509061f88e1db7dfaf19873d4cc611e2870d15d9\$lut for cells of type $lut.
Using template $paramod$3ed7a1f8582c474f8b9e9f60bcced772e6f8b4f5\$lut for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod$c4f16bbc2030e7554de0d493d32b7496f0e663c6\$lut for cells of type $lut.
Using template $paramod$689b29aec14cf310126e5f1525576af4586fd768\$lut for cells of type $lut.
Using template $paramod$a3077fa2cf8e48a37d410abdac8a7cce2583fbf3\$lut for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$e9863d9c3988af414d2c8995cbddf45c78456af9\$lut for cells of type $lut.
Using template $paramod$58ac9076891956916d8ec421343272ffad97e874\$lut for cells of type $lut.
Using template $paramod$d7e334b132736f2e8edf02283f646e2815d42760\$lut for cells of type $lut.
Using template $paramod$d6f26b3d2f7b6135aaa110e4735051c52f7c59fc\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$1fadd93de292f55ba5f23ce00d5578ee4fc64ac0\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$1fe00a3b75b29d6afc67e6284618f808cf6db18c\$lut for cells of type $lut.
Using template $paramod$99752d3d2cd1ffc3675485f5bea9ea094afae1ad\$lut for cells of type $lut.
Using template $paramod$acb8c6253d65f5d7c38afa66fc3850a657bea507\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$666fbe13944c5deaa4bb4a1691ed6b0572d76f61\$lut for cells of type $lut.
Using template $paramod$db8097837abf9a0d901636e28266b136d2c72b9d\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$1a266bf8e2bab80e44dfcbe65c46d1da2f48de5d\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$f5e53a81ee7c9557f7315d656b8d99043877a0c7\$lut for cells of type $lut.
Using template $paramod$ae3cb2f3ecb86ff2d72ca65bb5ebb37d601ee2b0\$lut for cells of type $lut.
Using template $paramod$3f210085eead809eaae50f34f60b6dcdb4647df7\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$7fd07caee2489659cc41386fa4c6b5c29776e310\$lut for cells of type $lut.
Using template $paramod$4e344aeae561c8e862a8e4dcfe1a4dc1781eecb3\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$4767f9a5af7e6e2e75a8d69c788bdf062425248b\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$346c28c83d9959bca22fab8e9a88e63920be2e4c\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$8003648fafc9e902111bc001e18b9424f9891d04\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$3a4f629a30905d3a448d2b9104042184fc100182\$lut for cells of type $lut.
Using template $paramod$f06b6ac61d26318514f8536e0a19578e8193d614\$lut for cells of type $lut.
Using template $paramod$6d2e9610cc7e28c8feee9e6b7f353c16f3999246\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$df2187bf752b62c56f43fc07332b11bc117f6de5\$lut for cells of type $lut.
Using template $paramod$fb0b6ce87305379fbe98fda6979dd3daf3e7c41f\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$b37e62d0dd2269ea691d26c59bccb55e4d588045\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$47767f5c382f8b63a0774a8330636654f073ecd1\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$fcd9154949faf3bf6b297dced6c9f2e047279ec2\$lut for cells of type $lut.
Using template $paramod$3512553b2307827ae706729bb1d14d2a3f51e079\$lut for cells of type $lut.
Using template $paramod$ebff3773564ac7d648c40701497dc933bde19cde\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$831dd257006d2b3392079173c120c405a07fcc4c\$lut for cells of type $lut.
Using template $paramod$901833b1cda551989dda69e18f3451afaec276ca\$lut for cells of type $lut.
Using template $paramod$fbb821ceb74a1c70c4249d04ccaaed7dffe2cb82\$lut for cells of type $lut.
Using template $paramod$ede390989049d90106b226115b75d66b8bc7fe1b\$lut for cells of type $lut.
Using template $paramod$7b57e1b85ad4d8fe2d195ac244a890b3c972afb3\$lut for cells of type $lut.
Using template $paramod$db811de1379b7eb6f1ccc922b0136781527c7b6d\$lut for cells of type $lut.
Using template $paramod$9eb50540f81233bb93a515e86d1bed9fee126af1\$lut for cells of type $lut.
Using template $paramod$740dcdc4e0d9a47cc48f121999ba0aebb9b3e1a4\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$27d1fd562eca397af0bcf374fcecce96bb10480e\$lut for cells of type $lut.
Using template $paramod$515852a245f8ad4469d4293cc725dbc2b46ad0d4\$lut for cells of type $lut.
Using template $paramod$75d4c7310d79b062cd875ac5cbf3dd1459998b7b\$lut for cells of type $lut.
Using template $paramod$546c2397de4ca4f5182bdbc6c836249288f77ada\$lut for cells of type $lut.
Using template $paramod$daf09d3423570c7d3f2f317e3119b4a9281f3845\$lut for cells of type $lut.
Using template $paramod$569e180f7815699448dfad844d88148e9b2ae2b5\$lut for cells of type $lut.
Using template $paramod$8700b6f83b6a4951aefc610229d0978ea0d4aacf\$lut for cells of type $lut.
Using template $paramod$1b66b6a47466d8444f08412a8dd489e2650db37c\$lut for cells of type $lut.
Using template $paramod$9da543ff5b09668d38d13b832f8eb87fd64b1d4b\$lut for cells of type $lut.
Using template $paramod$2caa0cd023187da4d365ad5a2efd0dd04970eed0\$lut for cells of type $lut.
Using template $paramod$89747f177dd452a44ac656884085d8dc774ef864\$lut for cells of type $lut.
Using template $paramod$ece5e503fe88a528eb80e935ecad5e2a509437e5\$lut for cells of type $lut.
Using template $paramod$1976e35f407f6aa60da620c69dea9f2c47dc6d09\$lut for cells of type $lut.
Using template $paramod$eeba953f66d88489221b6c99741a4a0f4dc2e829\$lut for cells of type $lut.
Using template $paramod$9e1cb448f0676e57a0cef2986a2c41fb801a958b\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$32d83204a58e5ffdfe1480046efcefc1e3a3c638\$lut for cells of type $lut.
Using template $paramod$1041dd328ce0ca0e1e75deee2a0c853ad892eef4\$lut for cells of type $lut.
Using template $paramod$3751cff910103888107374559f35d9f1f2f94946\$lut for cells of type $lut.
Using template $paramod$e7bac78ce883484d9b08722a6330096b5a7ac0d9\$lut for cells of type $lut.
Using template $paramod$444ab9ae15bd047121f78fe237c9052d6bdcd1e0\$lut for cells of type $lut.
Using template $paramod$609ff53b8e25fddda2f58be8d19c2d47b81baf45\$lut for cells of type $lut.
Using template $paramod$5632f92fc7d767d239ba7c38ed6aa76eab25c9e8\$lut for cells of type $lut.
Using template $paramod$540d3ed89013505fee0b03ef12f04eac129988a3\$lut for cells of type $lut.
Using template $paramod$48c9f1baf5120f056dda5c31da49a9623c64fa1e\$lut for cells of type $lut.
Using template $paramod$f39a2f9ffc5f514f9d0b2b8e19ad648683a5b9ca\$lut for cells of type $lut.
Using template $paramod$0b164be298220d32b1283d259e9078af3bc3e0cd\$lut for cells of type $lut.
Using template $paramod$adf703f3d3e6a4fcc3c772ed38001a5b5635e9a0\$lut for cells of type $lut.
Using template $paramod$4ddd14932268d2d1e0827fe4cd6591fa1596eaed\$lut for cells of type $lut.
Using template $paramod$c440591ce8d7d3cb9e59ba0f8f3eca62227e466d\$lut for cells of type $lut.
Using template $paramod$892cb63af9ca1975e6f9a92cac3a6a5ac78b21a9\$lut for cells of type $lut.
Using template $paramod$0c03290ab04775b83fab7c0392f97c0e3be4efcc\$lut for cells of type $lut.
Using template $paramod$4f79d472867f62e55dd736f8b9b25cd05a56667d\$lut for cells of type $lut.
Using template $paramod$37e8392e5530324ada96bb93caeec120addee72d\$lut for cells of type $lut.
Using template $paramod$0afb73b2f00c5a26e3a90b495307421c77f72c53\$lut for cells of type $lut.
Using template $paramod$2e2803fafac058cc69b841365b73d6d428199f18\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$c7048b017b6354a9165579b29f528833bc43695b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$e30a9a43ea299ff90fb203f7ab63d7cdf14595a2\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$9f479ecce11ea984b70f3915e9330ceeebf991fb\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod$a41a9217cded4cd58ab00c0616d41d9382fe75d6\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$72781ae4fe776dec7b3b8383e215323cf3556e95\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$4ada6623d37ec283eedde0892d02a9dd8dc291d9\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$547ac4d3aa2d0cc2dd61462e70e48b5e3e336609\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$ac0fa5d7a90a8bbe2427a08d007dd31ff56eaf3f\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod$908192dd9f4b2d40efab9973be9d268d91fc3de9\$lut for cells of type $lut.
Using template $paramod$eb355aec2369307214063d6481c8a16f28400d89\$lut for cells of type $lut.
Using template $paramod$40ad39cc37beaed18dad5031ef83cc08afe5e105\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$bb46c7dcb8394aa241bb0e0ad5c0fa1793cb7844\$lut for cells of type $lut.
Using template $paramod$fc479baf0c0b3942b6006553878f63f744a13947\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$855b2c1d6931bc7ac39a5e8ecd8eb6e90ffc6baf\$lut for cells of type $lut.
Using template $paramod$a2120935c1618bcc4740830d67d98c3622d1ff3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$80fd8281a23de21901cf4a28e2f02f206ba9672d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod$f34672e82664f546a1854f0ba2e5ce9e2f2f199c\$lut for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod$00228aee8591bd54ed99d224e2adfd9c09ac0e45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001010 for cells of type $lut.
Using template $paramod$8b6b947aeb4411ea208ed7df0e1eb7dd74dfe7cc\$lut for cells of type $lut.
Using template $paramod$51ff53173be209b221eb9d8f8f7187bc135474ca\$lut for cells of type $lut.
Using template $paramod$a46847a7686bae5531d3c45e83268da0d4eb61cd\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$913bd0077618fb2dd0623f04994b374ba66b6d6f\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$2e1bc90467243d9e59e7b8d6d43cf4501dc2905b\$lut for cells of type $lut.
Using template $paramod$6d4880caa70d7f259d1f282576100270f79ca3e8\$lut for cells of type $lut.
Using template $paramod$7b17e76d84eaac0f11f38ca7206a2aacde396084\$lut for cells of type $lut.
Using template $paramod$d5490153241548cfadfc59d5bde3f0e47799fc7a\$lut for cells of type $lut.
Using template $paramod$993b4f1762899d4359410690d334eafca84b9285\$lut for cells of type $lut.
Using template $paramod$72f750c93519d3fa904ae1ef4d2f04586abfc153\$lut for cells of type $lut.
Using template $paramod$e7956e7788464d24e530f79918dbe6834bd3de9f\$lut for cells of type $lut.
Using template $paramod$67cd6b3ee51e2c85c818c2484002a5ed2576be67\$lut for cells of type $lut.
Using template $paramod$181d49f34bcb31fbb5a26e11f31af35e57e71eb0\$lut for cells of type $lut.
Using template $paramod$6e16d4b688979ac7f6611499ff7aa75009ff7db7\$lut for cells of type $lut.
Using template $paramod$b09e0bcd4e456ca256171c239a6e723953136a04\$lut for cells of type $lut.
Using template $paramod$c44266cf4fecf2759effd2330a6338cea1e44f7b\$lut for cells of type $lut.
Using template $paramod$fadd0262c26fcc0b93455d700638a8cf2ccc3f4a\$lut for cells of type $lut.
Using template $paramod$b956996a6322e53fba22d9cec1d128d753a13512\$lut for cells of type $lut.
Using template $paramod$23a8afb26d3f4ef6fa645a679052e025272899f4\$lut for cells of type $lut.
Using template $paramod$4f9ee15573a6ba5220f97eced4f309921a69d0c1\$lut for cells of type $lut.
Using template $paramod$1ebc6983a0884c348ccdafbf7f2e57a1ac575f11\$lut for cells of type $lut.
Using template $paramod$763fa09a99d56906a3e6eb1cbc9c8b85f9a71692\$lut for cells of type $lut.
Using template $paramod$4294c44818d8e3fbc3ea7db182612c9c6a38cd39\$lut for cells of type $lut.
Using template $paramod$af7319ded693936a01f9b0c19818e9cf1398ad1e\$lut for cells of type $lut.
Using template $paramod$e3b977dcbe919ee5e3b84af6ccbe2ed254f42b0d\$lut for cells of type $lut.
Using template $paramod$7f9bdfb75d656b306ed4411a3a052419109a8ac5\$lut for cells of type $lut.
Using template $paramod$4e5304c8e480e1c42d3c7c99036abe7def194d87\$lut for cells of type $lut.
Using template $paramod$655a834416ce700a34ddc08d06ed04d2c204ac83\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$140c465cf6fad5b5b8156baa0a8d906544ef6a86\$lut for cells of type $lut.
Using template $paramod$8778fb3955815ea17d9d062fd0c307fd34a49253\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$54712204045869cefccec1703442c955c61881e8\$lut for cells of type $lut.
Using template $paramod$0b2a0ff8219f2f1a24feeecef5cd9dcedf4044a4\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$41a9017c3cf386202f51048036dec79f710305a2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$c72e3780411c7a1539a1222e73286c2547dd5551\$lut for cells of type $lut.
Using template $paramod$862df026524e8dc21884250509c7925360cf3fe6\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$b139cee352d8059cdf00219c9c2324138262fd49\$lut for cells of type $lut.
Using template $paramod$298ab6fc2920d8befe46274f6938910919ea60df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$be8f43cfb240fae7a21e4e5bafd9e63b7431e353\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$4b0a397c0cb9ba81ae612d5bebe549fd098d148b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$c02d41210ded92bf86a51879bb00150182c94a8f\$lut for cells of type $lut.
Using template $paramod$471ecaf53950dfb983e1152b4c36bf3645b8e6ba\$lut for cells of type $lut.
Using template $paramod$21ca84c8e3e4874f22bcb100e2be6b5b3a6e9001\$lut for cells of type $lut.
Using template $paramod$f51ed1bdd0e587da61dfbc019dcf356eb9d91e0c\$lut for cells of type $lut.
Using template $paramod$a794803709123346141a67c4ca841807cd4d1562\$lut for cells of type $lut.
Using template $paramod$6166d536b61577b20524ec3a08fbcfc2c14eab2a\$lut for cells of type $lut.
Using template $paramod$7a2156b265a3f3f7b08e3146b59b9b2913e73926\$lut for cells of type $lut.
Using template $paramod$86d1d6b720cbf7726e8b5d05cebc6be9c6b4c354\$lut for cells of type $lut.
Using template $paramod$eaacad9c665ceaf9579a7aad504250b69704517b\$lut for cells of type $lut.
Using template $paramod$418f45a80596322078e2b960431277f443bd72ca\$lut for cells of type $lut.
Using template $paramod$cff72ed55b10519cdfce3f0af1541c02bdad361a\$lut for cells of type $lut.
Using template $paramod$0f19b1c588a47c675d00132b243b5e3308ffab5d\$lut for cells of type $lut.
Using template $paramod$c91dc3bc3c1c461ebb3186b4fe54c4e0e0dffd4b\$lut for cells of type $lut.
Using template $paramod$83a47c2f53cb8579d3309e8f363837567e835fa2\$lut for cells of type $lut.
Using template $paramod$0c86833070c83c002c8fed2583cba16f1e2963aa\$lut for cells of type $lut.
Using template $paramod$8826e6f2a6137e82db04ca3fcef6e32fca62ae6f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$ffa2c7530c99ae902a0ee105c8c1e2b430643993\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$e2e5b13cbf66d70c292b58f49e6e7d15153489f2\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$dbe2635b2c25492a51d5b39d8e105249980cca35\$lut for cells of type $lut.
Using template $paramod$669b0b701dd9d770a9b1d2ed821d282d85e0bfbd\$lut for cells of type $lut.
Using template $paramod$93da9826c449277b1bc516615cfce224b4ad7962\$lut for cells of type $lut.
Using template $paramod$c801ce482c875f91fc52e75da3847c8bac202f41\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$9261f7c622302f9f12a3571f3a4859dcc7c0f6b2\$lut for cells of type $lut.
Using template $paramod$113a3958fe2593d13faf770e232202582b8082fe\$lut for cells of type $lut.
Using template $paramod$893a2d12b22003de091303ae130ec3e6b450bef2\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$d8fdcda40e49fd82721c9d9f2dd5aeffb0bd95df\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$09b1b478502b21d462badc04653b99a876862611\$lut for cells of type $lut.
Using template $paramod$2168d4ba6b0d93e25cd469cec2e0d0457c7158fa\$lut for cells of type $lut.
Using template $paramod$55fd3f54a2cbf538e4c0f5b019dcd6cb7c7c5d70\$lut for cells of type $lut.
Using template $paramod$f8f99dc9393cdebbd10f029aca59b8816c23a9f8\$lut for cells of type $lut.
Using template $paramod$59ffe52bab897387925001b1e3f9a4683865bc3e\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$6c324f274cc55723981ff93567f8f06ed63bcee3\$lut for cells of type $lut.
Using template $paramod$5f6b72baf078fc35c13bbe56eff27bb52c9105cb\$lut for cells of type $lut.
Using template $paramod$ace62399341c38d32051e24873d05458bdba3129\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$9860859c065cdba53450984813d75036f670492e\$lut for cells of type $lut.
Using template $paramod$748438a819d2378278dedf872c17da3557f0ef07\$lut for cells of type $lut.
Using template $paramod$bcc226a56ac87b81251bbc61e5d1b178f4e61e9c\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$59fd3fc0d3f71b2f00abc6e3726de1b4ea5b3ac6\$lut for cells of type $lut.
Using template $paramod$ed5e2cdecf2c65af2d0da8ba7aaa5448af56508e\$lut for cells of type $lut.
Using template $paramod$c1504a9d65993355c514e13fac0a4787130cc6b3\$lut for cells of type $lut.
Using template $paramod$e125573185f7976bc2f37b0a21b39572c620b3d2\$lut for cells of type $lut.
Using template $paramod$f2e35d6479af284473a08fe11deb40fe4756ebf5\$lut for cells of type $lut.
Using template $paramod$aa5050f359fb8e8c47ee5a96e8e8b0434c5db34d\$lut for cells of type $lut.
Using template $paramod$4743360969d56d55cc37c0be6a9acf2aad2e92d9\$lut for cells of type $lut.
Using template $paramod$f107f5c4842c1fd61b60197b736e54648b7f4a1c\$lut for cells of type $lut.
Using template $paramod$1526a10d0657bff89012de522b91816e4357e43b\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$f5ad8183551914332259c2f3cb703d323f77c66e\$lut for cells of type $lut.
Using template $paramod$df8019e1515c6805d7a888424e4103a94535bf81\$lut for cells of type $lut.
Using template $paramod$9c155c08b930856254825e62c473bef89f4d4a1d\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$e30f6c9559056477485bfe0443e3be7a4b28f3ca\$lut for cells of type $lut.
Using template $paramod$ffeedda7e716eba1354ae8f44e4129e39bf62116\$lut for cells of type $lut.
Using template $paramod$a02fc0949b66293aed42216b15e4c01307ad2492\$lut for cells of type $lut.
Using template $paramod$ef578cced0616a1ee014649da3516c9a6e064330\$lut for cells of type $lut.
Using template $paramod$828a8401942c51a164953f7540c0f2b883928844\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$4c2f0a89f8ce38fa946329095afbe0062eaaf6ba\$lut for cells of type $lut.
Using template $paramod$b32a58264305f12f49c0ad07431868f2e7497c26\$lut for cells of type $lut.
Using template $paramod$3751824aa15d879b13738f8fa603251a85c52773\$lut for cells of type $lut.
Using template $paramod$29611526d3ec9d0383c3b986b52eb5e5bcdba076\$lut for cells of type $lut.
Using template $paramod$df74975c142ef0eaecbeae59d62f051f8a6f71c0\$lut for cells of type $lut.
Using template $paramod$9bf504cc21d958c6dbf3b0180c081ede914575a4\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$a2bd6d95ea990255230f029a8c6404e8fe51f10e\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$68e7ce19ee649abe2e4366e926531917d17d9def\$lut for cells of type $lut.
Using template $paramod$a0f1e2962a02f81692dc9050a014f3830f6ee0d9\$lut for cells of type $lut.
Using template $paramod$772d88dc355852a30ef075257708b9f8f1fdf6a4\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$b4d1a83f16052e80d396c0efceb13dc5f04a2965\$lut for cells of type $lut.
Using template $paramod$9eac743f11310cf03efe842fba73952be4605703\$lut for cells of type $lut.
Using template $paramod$4cb144bf3d7ad175ac816a1de9bb223c3af1ca8c\$lut for cells of type $lut.
Using template $paramod$fca017b29b33a5ea885b3fb661f73ebd57571715\$lut for cells of type $lut.
Using template $paramod$ea1acb810d0bf25ed94fa9aa8b6557b77b087f8a\$lut for cells of type $lut.
Using template $paramod$88bbf73d3bae4dce6ae37a3f9903995c7026b6eb\$lut for cells of type $lut.
Using template $paramod$452f15f8c706f3c04afc42f217b2da610692a306\$lut for cells of type $lut.
Using template $paramod$bbbc06e1d6f8340afc59e6aa4f954a6c3616a217\$lut for cells of type $lut.
Using template $paramod$905381b7ac9f5432c09ff06a1fb23da89d2307c2\$lut for cells of type $lut.
Using template $paramod$767b19048e7407cd61a53716c9970155c85a0bc1\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$25e347ea68d0a37e6ec89a3d8824b9d52e250ab2\$lut for cells of type $lut.
Using template $paramod$16c0cdae787834c4c36eb3cd833ecb90bd4b526c\$lut for cells of type $lut.
Using template $paramod$ae675b0eab42c5de7d08017fa010ffbef957e690\$lut for cells of type $lut.
Using template $paramod$1162867bb6344df07792d89878877949946cf4fa\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$392c3064370768071378e15036c153bfeb352944\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$bf5406a03801a7fb5ac9dedcc41e435b295d425b\$lut for cells of type $lut.
Using template $paramod$952099544d42f056d561099eb1f057582fd51547\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$243a9f3449e12966eb09871209a71ed2a45950f0\$lut for cells of type $lut.
Using template $paramod$5afe69dc0ede50ebcf2975f656720807829b0abf\$lut for cells of type $lut.
Using template $paramod$a85d501219ba2e70329b4df22639976499dda400\$lut for cells of type $lut.
Using template $paramod$56bfb9c7bc4e9d036b2c8ade273bc395ad3f1805\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$eda15d2d6b89804d088017cbe308749686fcc082\$lut for cells of type $lut.
Using template $paramod$b6a23d7898def9534133d162a4f1d00b9442c818\$lut for cells of type $lut.
Using template $paramod$90520d6d80f978a79d16361354ee1c6573df00de\$lut for cells of type $lut.
Using template $paramod$cacf3cf7584436df24633636eaae0da04641748b\$lut for cells of type $lut.
Using template $paramod$bd8b130ccd436ee87bc41f5cb8e6938d45df95ee\$lut for cells of type $lut.
Using template $paramod$f7d37847975a4833a3e33a5983b01385bdfbf756\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$5161372e00af1962eff6027bd82fb42ca69df210\$lut for cells of type $lut.
Using template $paramod$c5baa491920d7387e0c6d880c0ed5ca358ae9853\$lut for cells of type $lut.
Using template $paramod$d000ffb69f3b4c0f15a148a6d7b4bc72f6b24acd\$lut for cells of type $lut.
Using template $paramod$a8c6cd85000baddfe6199109552f5357528f25a0\$lut for cells of type $lut.
Using template $paramod$7a36951baf95cd2183bd59cb8867efd49cdcf08c\$lut for cells of type $lut.
Using template $paramod$6fc834834569ef7b743b37176d2a48715f0835bc\$lut for cells of type $lut.
Using template $paramod$ffabdcebd2ca2fe2029b786515525a9ff0309d6d\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$6570e67bd727ef84c0baf5f2dc11c5b15c742f9a\$lut for cells of type $lut.
Using template $paramod$7fb2d2f8d43ee6cc2baee97cb716d383ec7cc4d6\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$6ac3487a8e0195e281cf3533b613187c2da6cd6a\$lut for cells of type $lut.
Using template $paramod$dd3049df97f2c8994246221958ee438421bd7c45\$lut for cells of type $lut.
Using template $paramod$a00c17a14bab8e7c02646484998cfa8169a5a550\$lut for cells of type $lut.
Using template $paramod$e0b192dcf742212c7befd720b774997b20cd9310\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$9ea45bec759f383650666a768cab67cac75c40f4\$lut for cells of type $lut.
Using template $paramod$66e24338d70929a51fd56c0ef2e71f2b814f2a80\$lut for cells of type $lut.
Using template $paramod$4fcb3ef1108b7a00b325a50e24b42ce460897029\$lut for cells of type $lut.
Using template $paramod$b9892b57e96c10145f9919ec17d1f247a534112d\$lut for cells of type $lut.
Using template $paramod$30fb1ead807cb02663ed9eb29fe83df2ad226b58\$lut for cells of type $lut.
Using template $paramod$44acfd8cad83d634746deb56f9280fd10695b18a\$lut for cells of type $lut.
Using template $paramod$f469c04f27bf205b76bbaa6180e0aa7e6189b3df\$lut for cells of type $lut.
Using template $paramod$598127c581191aeed5eb2d310e48f7dbb7d43ab6\$lut for cells of type $lut.
Using template $paramod$23703c2020370d053c85e7640a1f5e55f4b900e4\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$861bb4a4fcc75403bf5231ad636ade46cb248975\$lut for cells of type $lut.
Using template $paramod$283d292bc0add8b4205fc209b97b3ed5d61e2cbb\$lut for cells of type $lut.
Using template $paramod$aff5d6c0980846d159aa4009d1c8a768988ffc8b\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$39505580d78dd05f43ceb29dab54811573e02bb8\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$eacec56d9f8a17dd8bd05ab410777702ff3be351\$lut for cells of type $lut.
Using template $paramod$ae8bdbccefad64723ccfd923e56b93f87f8ac25f\$lut for cells of type $lut.
Using template $paramod$1365cb6afae10d177475106726047c5e7bc11d3e\$lut for cells of type $lut.
Using template $paramod$00406794a2bde2f53f2b02e8ba733d1beaf029ec\$lut for cells of type $lut.
Using template $paramod$e89d040f34901550b1a5674f100a30525eaffbf0\$lut for cells of type $lut.
Using template $paramod$f65ef04cf96212366e83239c48fe5f805aeb8503\$lut for cells of type $lut.
Using template $paramod$c5c4a808da0fbbe5dc85e6dc4752024a5c3b2129\$lut for cells of type $lut.
Using template $paramod$71b78048764098d1727102badf05393698146d7a\$lut for cells of type $lut.
Using template $paramod$36c6aca2af861452802332177051ee9d669ba307\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$44dea050f106ed83e9fdb1ca15a440ca67761c12\$lut for cells of type $lut.
Using template $paramod$fa1e967172faf042aea7fa9b56049eb53efa6254\$lut for cells of type $lut.
Using template $paramod$cbd10c69b346a0b169a937e61272c543d3c06de2\$lut for cells of type $lut.
Using template $paramod$786f5387f35236847aff17520a4596103c79563b\$lut for cells of type $lut.
Using template $paramod$adaed592a7b699d98483ead3f209b4e369e9264f\$lut for cells of type $lut.
Using template $paramod$79a40a8e3e7be06aed6bd1cd05221d642f049d16\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$b14cda822c097731edd7826ed44cc0b445ffbaea\$lut for cells of type $lut.
Using template $paramod$8ff4ef834fe89780bae02bbc4b30e4cd3575f913\$lut for cells of type $lut.
Using template $paramod$9b3d850f89f9906ef4e1e9064adecbdca7663880\$lut for cells of type $lut.
Using template $paramod$5a2fd689e61bb565ae5b5fc3577337c1f1ef84be\$lut for cells of type $lut.
Using template $paramod$30ada821196491dfd632e8dc703a62bbbce1c5c8\$lut for cells of type $lut.
Using template $paramod$6f8a09b5f4205e76126cdc70d868c3da2c7aeff8\$lut for cells of type $lut.
Using template $paramod$ab04ca4b62806883ac18c288365206b21f08ed63\$lut for cells of type $lut.
Using template $paramod$5ce1c0d4a1867744df48743c5b8b9110dcd17ef9\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$85868ac9072e18509c06d62dfc5410952aeab819\$lut for cells of type $lut.
Using template $paramod$f127c45fa2ab960aaa616eb011ea9002e54bc190\$lut for cells of type $lut.
Using template $paramod$fbf2bc1a7cb6ee09a46e7aa85df4bcd04b8745f5\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$3ae70c96a303dcfa2adae6cd3477fe1febd9310d\$lut for cells of type $lut.
Using template $paramod$2a681366fb21d60aa81e23c4d8e882f8e5d4eeaa\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$437e967daff1c77cdf1425d537690988c52ed68f\$lut for cells of type $lut.
Using template $paramod$37eee348de8225a9e8d3b78144cd62bea3ba5954\$lut for cells of type $lut.
Using template $paramod$581965df525b2e4f23c74ae11981cd488fb94433\$lut for cells of type $lut.
Using template $paramod$6333f34049980fdd4ba49de6c10aef6e7ef1b3f8\$lut for cells of type $lut.
Using template $paramod$6caefd39bd78ce5ae9d745098167af9b738b61b6\$lut for cells of type $lut.
Using template $paramod$5ecac0a4c46102ced9218c4e871960a84e3675ea\$lut for cells of type $lut.
Using template $paramod$d532deac6a78958cf83d6c3c7e66bd8966483c11\$lut for cells of type $lut.
Using template $paramod$92f7b2d6184a0e7f2e2d541370a1b82e4443d5d9\$lut for cells of type $lut.
Using template $paramod$1fe0ce486a779488eb486ef2daceb54fcf53d918\$lut for cells of type $lut.
Using template $paramod$920da5895699ccd05e5ecfbd516c73aad8be42ba\$lut for cells of type $lut.
Using template $paramod$2fdce42f8186e5f0c670be1c96c9f274ef12ce6d\$lut for cells of type $lut.
Using template $paramod$a688acff55d32ce3ce8dc93cec97efa2647eb906\$lut for cells of type $lut.
Using template $paramod$e8f9598b38d919b3cba90414702aeb4b52e8c5e8\$lut for cells of type $lut.
Using template $paramod$50979a08fc088dc129f738edf0a527288a1d4a8a\$lut for cells of type $lut.
Using template $paramod$833cb44ba8cd5b4aa5c8c2e1d7741613eb667a86\$lut for cells of type $lut.
Using template $paramod$56a95910675209e9ef42eff73c780c4d493ae003\$lut for cells of type $lut.
Using template $paramod$a2338460ffee92511073d5e7a257ff7f07910861\$lut for cells of type $lut.
Using template $paramod$d9958dfc0efe9621de1f08ed3c7aaf80ee3d72d7\$lut for cells of type $lut.
Using template $paramod$26f059a88466f97011d6993ef69208004ed7176d\$lut for cells of type $lut.
Using template $paramod$2ef04e661974a1e755c8d8d00bae5b7790016e1f\$lut for cells of type $lut.
Using template $paramod$043e26567949d0d869b625a1321bedb6e8e1877e\$lut for cells of type $lut.
Using template $paramod$72d073b1ea41a750149d78820830dc41b9a554cb\$lut for cells of type $lut.
Using template $paramod$19ab8a32fbd0e9574001226b21cee7b82d558181\$lut for cells of type $lut.
Using template $paramod$8d9a45746bebfac72ab0e2fa8963e114c6988973\$lut for cells of type $lut.
Using template $paramod$d7def294882427bcf532f9b85e72c58ecdb0733a\$lut for cells of type $lut.
Using template $paramod$bcf63adb06ef88e78df7dba43c9224c711395be6\$lut for cells of type $lut.
Using template $paramod$bc77919cf734c758912982c5fc40d93c80051ca7\$lut for cells of type $lut.
Using template $paramod$bd1e1d5a4c387934b493d3ed0aff73e5e1387f50\$lut for cells of type $lut.
Using template $paramod$b3594aaa5137b38c39581edb19ac40e55e8814af\$lut for cells of type $lut.
Using template $paramod$77c4c6a16bc0d795ad6c557e2d030fe7e041b7fa\$lut for cells of type $lut.
Using template $paramod$65f25c13bff80188d94778aaee01349724eb3451\$lut for cells of type $lut.
Using template $paramod$6f7ccff8bb7b1f5d3045f76e96cc0b9b4a091b2b\$lut for cells of type $lut.
Using template $paramod$99724026b4fb8e85515c9e1d8d21ec1dfcaff0cf\$lut for cells of type $lut.
Using template $paramod$99c55727add106f7ea1a4f2e334ceff66e869f65\$lut for cells of type $lut.
Using template $paramod$2490e6286ded974675ec7f0a870cf4f1847e01b7\$lut for cells of type $lut.
Using template $paramod$9ce0fe6c9b692d6e619008a92f6661eeab032179\$lut for cells of type $lut.
Using template $paramod$f5c3a7ea79ffc21e98aadcf17bef3f6bae0ee702\$lut for cells of type $lut.
Using template $paramod$43c5618f64c7fdbe3153ae8e8ec55b802ba6a3ab\$lut for cells of type $lut.
Using template $paramod$fd8782d395ac5d8c9612a35e73c410289e06e6a1\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$d94893256d21a0ee2c65d7177ece4d7768cb30be\$lut for cells of type $lut.
Using template $paramod$db0257cdcf5b1af3b94a80da2a54e3efdde7a295\$lut for cells of type $lut.
Using template $paramod$5d3e61cdc956c1c36047b375e4ff343906c517f3\$lut for cells of type $lut.
Using template $paramod$85e330a28061e8997c60b9b2655c94f2cf045d92\$lut for cells of type $lut.
Using template $paramod$b42198eebe944b63861f6082b17b85e56d10dec3\$lut for cells of type $lut.
Using template $paramod$a00b000e33f5b2bb6c4a81974e027d146ed96fc0\$lut for cells of type $lut.
Using template $paramod$82e41d0cb65b7e6a7cec2c2bdbff883dc152630c\$lut for cells of type $lut.
Using template $paramod$036021aae2d97f69cb045572f385b3fee367a3a2\$lut for cells of type $lut.
Using template $paramod$6390577aa49a3fa9d4cce0e38f6ee59b6a529128\$lut for cells of type $lut.
Using template $paramod$4e490282cef5363a750bc8c51a6168cadac25742\$lut for cells of type $lut.
Using template $paramod$8d1bcf5bb4960c654c15a2347a91187aab4b3343\$lut for cells of type $lut.
Using template $paramod$c634b631c65e2d7f7a96e1a23252f36a092855de\$lut for cells of type $lut.
Using template $paramod$c5659ce220c21457c491948403829be9c698f783\$lut for cells of type $lut.
Using template $paramod$fbd44440766dc80b10c60122b9e5ecc60167346d\$lut for cells of type $lut.
Using template $paramod$5fd2436418ed4db9cd1afc4953bb43c142a72aed\$lut for cells of type $lut.
Using template $paramod$0162ecbb44872f2d9dfcf59419ab40dfe1a54bef\$lut for cells of type $lut.
Using template $paramod$9b831af1b4b24aa63977beba33cb118a7449afa2\$lut for cells of type $lut.
Using template $paramod$1d6535f770c575539e9e3bf71773b0a7c1830b0a\$lut for cells of type $lut.
Using template $paramod$8d1bc698c8905a964b2f4f9fae07304e310d58f5\$lut for cells of type $lut.
Using template $paramod$37591515a6b26596b8f79693031c4dfba5bd0bdb\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$8af715df6cb2eaa2016368c7857cd3bb00d17b8c\$lut for cells of type $lut.
Using template $paramod$1f8892ab13f1235a4edbabd542963762c9e2f949\$lut for cells of type $lut.
Using template $paramod$c6529463e1f83a5679f24f38f745dd95e9b4635b\$lut for cells of type $lut.
Using template $paramod$1b76aa0d80e59ec8197e17c7c6843bd29c917a30\$lut for cells of type $lut.
Using template $paramod$4d1a00bf0dedcfcb4e11c82804e7c12721583e78\$lut for cells of type $lut.
Using template $paramod$2e2505fccfd218a20003c6c35bc89fbce57414e9\$lut for cells of type $lut.
Using template $paramod$a5c3deecacadd8da116850c74f0d32be26b00473\$lut for cells of type $lut.
Using template $paramod$bdbca9bb9941853cce5c2e083ac22384fcafb5f8\$lut for cells of type $lut.
Using template $paramod$812d878b082ca86cb6fc72a502214087ff2760ff\$lut for cells of type $lut.
Using template $paramod$4518d24fec38775f282096f22ad6cfb50f51384f\$lut for cells of type $lut.
Using template $paramod$ef28866cf99904c906c6fd2c07fe66662abdee2c\$lut for cells of type $lut.
Using template $paramod$4de55f2a0be3013b6887c25dc283d3d73bea54a1\$lut for cells of type $lut.
Using template $paramod$d9cbe07f3ad8ea8874bb359d7773bf9a593409b0\$lut for cells of type $lut.
Using template $paramod$6b045b9667f22ae980487331d0210d4a39e80d46\$lut for cells of type $lut.
Using template $paramod$75ee9186b7bdca116a083eaa1702bb396f7d7e90\$lut for cells of type $lut.
Using template $paramod$f67053edb34022bbb6fe34cd3bebc7f881bdc769\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$3b87593c3df8ce227e7ab192c17acee82a6fbde4\$lut for cells of type $lut.
Using template $paramod$62a4939aaeb703031971e01ced0148f6db0d8ec5\$lut for cells of type $lut.
Using template $paramod$109c2d26f82c2344e31f99f588f1a7a50a67bedb\$lut for cells of type $lut.
Using template $paramod$71025da9fda189919bcd99d0c678523a2f3f77e1\$lut for cells of type $lut.
Using template $paramod$32a9898d2f75530bccc47989445acfeb27495617\$lut for cells of type $lut.
Using template $paramod$aecd0c9b028f253f11e73ea8f0dc58d6022b02f0\$lut for cells of type $lut.
Using template $paramod$0ad835e42ce288d8b7d237ae0340440bce23c914\$lut for cells of type $lut.
Using template $paramod$1587ee55e93d0e8a20967703d0cc0042b31f8568\$lut for cells of type $lut.
Using template $paramod$b636b86916bc0b504b3abc702e01e0f69e79f490\$lut for cells of type $lut.
Using template $paramod$07f8c7cbcd64d888578e823bb36f9f57d6838956\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$82f93fed6f386bc3ee7e7e6dfc373c196778cbbf\$lut for cells of type $lut.
Using template $paramod$2e94d6065e5024ee3153f3caebf4641c5dae7eba\$lut for cells of type $lut.
Using template $paramod$3ad76d29cbc2e30182928635fae1f34f084cf678\$lut for cells of type $lut.
Using template $paramod$83ed524f1e96717c155c04195aa5b68bf37f9c62\$lut for cells of type $lut.
Using template $paramod$de3839e40c552c55c1dec5cd4d4e549d04afcfe9\$lut for cells of type $lut.
Using template $paramod$5e8a3c37e696f1773ead42a24ba0728ca105efd0\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$f1bdf5268949b7a35eadbfacdb53293543d36a3a\$lut for cells of type $lut.
Using template $paramod$658460c2451bae18006d6fceb04c4d15e90ee2a2\$lut for cells of type $lut.
Using template $paramod$20149f22f15a6e4d6bed2b4c780c53f323b7d422\$lut for cells of type $lut.
Using template $paramod$4fb75bc772de1929730723e614f594ba17cfcd2e\$lut for cells of type $lut.
Using template $paramod$66fef3f918f1281ee802d026191316d8074084b6\$lut for cells of type $lut.
Using template $paramod$61048617fac0d1369018d7f1bff9a356c01f2780\$lut for cells of type $lut.
Using template $paramod$9e59c5d219363f480ed59c38c2d654c6e80338f8\$lut for cells of type $lut.
Using template $paramod$924104f2115d1b3ed67083e5c1bb82d7803c767c\$lut for cells of type $lut.
Using template $paramod$f5f58c87be34b754a02c70db6de6294f301e7e60\$lut for cells of type $lut.
Using template $paramod$8db64b3a6bc45d9e7bc738d864075f604b1e3bd8\$lut for cells of type $lut.
Using template $paramod$1a43f75f34eee154a63c356461478411a09b9d26\$lut for cells of type $lut.
Using template $paramod$afd7df6a109acf5d8fd61a1c2f7467676868f445\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$97f0cf63d6b31fc616e5d91ecad0a261e10a81f6\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$991c55fdd9c5f0cb6b2960a7aae893b1314740bd\$lut for cells of type $lut.
Using template $paramod$ad7c86c60b0082abb22eac19b73ef6b880b32af2\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$399371b56ff953da9d7d8bc0e6d0f203b883d463\$lut for cells of type $lut.
Using template $paramod$51584f63136af673e9f20306b10726dad4bfcd2c\$lut for cells of type $lut.
Using template $paramod$b3061d9cff9ac0faf92016df7ea19c306825644e\$lut for cells of type $lut.
Using template $paramod$a89525c93230c0cc56cfa1b6fda920f6a52ac516\$lut for cells of type $lut.
Using template $paramod$6a7f0475b421dc81b579f10832f3adb4a4ee4e80\$lut for cells of type $lut.
Using template $paramod$dc9d22bde8bd668acbc60ae509bf984297da73c5\$lut for cells of type $lut.
Using template $paramod$50bb3342b722ca23519f41b600c16772ca9fbde1\$lut for cells of type $lut.
Using template $paramod$8caf4ef3e24fb0942494e83d13986028fb3844a8\$lut for cells of type $lut.
Using template $paramod$44d441ebbd70d89c43d177db3665961064bed1ae\$lut for cells of type $lut.
Using template $paramod$2e9b94e84d4705f403450885eb2423f2e3de0778\$lut for cells of type $lut.
Using template $paramod$45b4d00f395daa84314776ccf3137f12d8a80d42\$lut for cells of type $lut.
Using template $paramod$3129c64ac02f22952f34386bd50757aae06cd5a6\$lut for cells of type $lut.
Using template $paramod$369d2c18f1a1b93ff502c402105b2c8fbdb2e613\$lut for cells of type $lut.
Using template $paramod$dfa878fa093a2ca33fdaae486b6e43e540be349b\$lut for cells of type $lut.
Using template $paramod$e88fd4964a1fec2c840276119a37af8117100980\$lut for cells of type $lut.
Using template $paramod$431e671cc1da30175325000ac9da237682bb93a6\$lut for cells of type $lut.
Using template $paramod$0ccb9051487bb97ad9e2bd9c95aeeb8e5c60577c\$lut for cells of type $lut.
Using template $paramod$79049b24b16431d880f2674f070a9d22378c25b5\$lut for cells of type $lut.
Using template $paramod$871708979039ac51afdc9c7c015565be7a27dc0a\$lut for cells of type $lut.
Using template $paramod$05bb6b467fb98a0bc5f2fcdc10c19875585f6f2b\$lut for cells of type $lut.
Using template $paramod$0f8bdbe0b9189c5b7d3de649a1836bbe377416ff\$lut for cells of type $lut.
Using template $paramod$ac9b9cc1cd7776699a0ffc2df21fc3797723b257\$lut for cells of type $lut.
Using template $paramod$2ec3479a8ef24ffe95410c9b2fbddfeda9f104eb\$lut for cells of type $lut.
Using template $paramod$fa4f2acdba28ce6eb73b71febb064127b6642dfa\$lut for cells of type $lut.
Using template $paramod$d9a3d40eb8a331a2d00c71dc6f7ed25d9bcc3768\$lut for cells of type $lut.
Using template $paramod$1f3d9e41b8852a046a8964629407ac2a74581a71\$lut for cells of type $lut.
Using template $paramod$54561102c8bc1dff34a98e3e39bb8e466d7953c0\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$0b79fb1dfb292083070200d6d164fe95f827d0f1\$lut for cells of type $lut.
Using template $paramod$78bfcbf66fabdfafc5b314b2bb581fa79c4d6de7\$lut for cells of type $lut.
Using template $paramod$563172a1452a052dcf7512dfc5e79664a2586dc1\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$700f16dd15e47fa4bc48c86aae53eeec77235752\$lut for cells of type $lut.
Using template $paramod$cc07ab514b971880119f9fe9b1aa7ceb19c26d08\$lut for cells of type $lut.
Using template $paramod$b95770d2dfb3dcc37cd1849c3a3794cac2f0e6ac\$lut for cells of type $lut.
Using template $paramod$b54822a17a5f6fb9f932f8a3de8192c34a9aa7dd\$lut for cells of type $lut.
Using template $paramod$b651d051156de406e4aba6487a921ffe3d74ad4d\$lut for cells of type $lut.
Using template $paramod$5dabebbf8bc45ef04520487cfb40dece694e5b56\$lut for cells of type $lut.
Using template $paramod$a834288cb47e2aa6111b3dc1bdedae2f9e7a5292\$lut for cells of type $lut.
Using template $paramod$17c0430d5375464773a8bfbe3c0f6653644c468f\$lut for cells of type $lut.
Using template $paramod$fb23c52a754960eda71d5342711a769fcdad54db\$lut for cells of type $lut.
Using template $paramod$dffe59a452bc57f5c7152a6fed31ab55a964f824\$lut for cells of type $lut.
Using template $paramod$378755af96f7c2ba1336275a9c45317551053ccf\$lut for cells of type $lut.
Using template $paramod$ac6f031eeccdda474d06da2676c5d0e180cd47dd\$lut for cells of type $lut.
Using template $paramod$04c61e59292748507cf424165105bcc1631eff22\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$c28ffbd19373e8ad95b094fe0b15ace148753312\$lut for cells of type $lut.
Using template $paramod$c0417e30a1b4ca2a715c6fd3de4da9ef86acf74a\$lut for cells of type $lut.
Using template $paramod$a8e39d14d3a99b91b3d22e113d957d3d26444939\$lut for cells of type $lut.
Using template $paramod$b0c51f64177373d9f15cf99080ee8e3e9835f31b\$lut for cells of type $lut.
Using template $paramod$127357723c64bc1f8a421abed91285f8166b9e8e\$lut for cells of type $lut.
Using template $paramod$4f3d4d938d5236fea2bf7065d2781f8ab2263d98\$lut for cells of type $lut.
Using template $paramod$2607d2b6f2d73e76f6cb187477bed8a0333b070f\$lut for cells of type $lut.
Using template $paramod$12c9650b7d01b24180b1d6bd89af1720b695e432\$lut for cells of type $lut.
Using template $paramod$eac7ee502612457d62e471974b70426d3c28f7fd\$lut for cells of type $lut.
Using template $paramod$fb2bde0ff84bee4ec1b9b8294a1db93280a82f81\$lut for cells of type $lut.
Using template $paramod$067c01b1b9890ee3c2f0a6590247745200dddc65\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$d92f3845e82f121487e3ff00dd85e50cf716c5a5\$lut for cells of type $lut.
Using template $paramod$03d71dab219a8a3e3917f27b4d96d7d0de84b8ce\$lut for cells of type $lut.
Using template $paramod$f8f4c7667feff160e8f31f0a5b381cae86369809\$lut for cells of type $lut.
Using template $paramod$54640080f30d6f0b2e4969b269a58ba16afccc7b\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$f80f19c83efff795592d3be56fc7057647440230\$lut for cells of type $lut.
Using template $paramod$26b82a457f11faf9487863cdd18dd3944d0aaebc\$lut for cells of type $lut.
Using template $paramod$07ae181d36f63eeef2da449db157f8140269b443\$lut for cells of type $lut.
Using template $paramod$f930cf2ad47779f57fff76551541e93213eb5d0c\$lut for cells of type $lut.
Using template $paramod$08420db70c4b2626b83cfbf612013fb7a6642a6c\$lut for cells of type $lut.
Using template $paramod$c105c3ef2f9a8105b3df66cbb6aad4c6c690aa8f\$lut for cells of type $lut.
Using template $paramod$95dae71d66cfc754a1edf34daedcb33e29a90d1b\$lut for cells of type $lut.
Using template $paramod$6eade0f5e7d86872e59268e7bee4fd9327a1b111\$lut for cells of type $lut.
Using template $paramod$60d96be01298751d7393d5a9fa464e61638cd178\$lut for cells of type $lut.
Using template $paramod$f8670081eebf7568cab9b8e8800387500ede5c7b\$lut for cells of type $lut.
Using template $paramod$f9f2d2f6e6e4c10dd2fd447473c4592a42d6541c\$lut for cells of type $lut.
Using template $paramod$7e0aea8e70e1280928184b51f700ca92d113498b\$lut for cells of type $lut.
Using template $paramod$efce057eb9d6292bfd7e0cfe55b3e669d88084a4\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$51630f522106fedd360d7227189bb155186d2133\$lut for cells of type $lut.
Using template $paramod$0a428436182a94dd9686d8691e6729ffe0de33e2\$lut for cells of type $lut.
Using template $paramod$d1971a142b315eac70fd61294b6fa89984bb4b4a\$lut for cells of type $lut.
Using template $paramod$2f9bea8273916edcf09f01c51ddefc2b53c2b7bd\$lut for cells of type $lut.
Using template $paramod$0f190c727724ee760b1040074f3459b1b7ec519f\$lut for cells of type $lut.
Using template $paramod$7962d89acf2d75bc46b13c04e9d4de4d1ecd0f4c\$lut for cells of type $lut.
Using template $paramod$83c9c4b55fb06981eeec53c20c7006085a8297e2\$lut for cells of type $lut.
Using template $paramod$9c422be1b5a584a89894d6ba2aaf9a7c3665f46f\$lut for cells of type $lut.
Using template $paramod$04a5cb6a01256c638200174cdff4f3814933dbcd\$lut for cells of type $lut.
Using template $paramod$2327fe784e78a1741a02e8ff7f94c940d3438af0\$lut for cells of type $lut.
Using template $paramod$687282b1df8e177062d4def82f1b6920770fc3b3\$lut for cells of type $lut.
Using template $paramod$6a5396821da1ac795c350a588292eea45168230e\$lut for cells of type $lut.
Using template $paramod$3649329eb277ad14c76741233f71a7c2f903b672\$lut for cells of type $lut.
Using template $paramod$f921e740cdef7e3223d9debcad5891cbc4a05a45\$lut for cells of type $lut.
Using template $paramod$d997d931ffa4d87a48706dd58a07fc87778e1760\$lut for cells of type $lut.
Using template $paramod$e04ac2447860268df5518827ae5c85d0a2a10b67\$lut for cells of type $lut.
Using template $paramod$872b428dd695526f5c07bf2ee9551659618a6993\$lut for cells of type $lut.
Using template $paramod$9d18e00f32b38b940522989e16b93e15e21c0023\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$34a19986ad50b7d940616bdcb8aaa41b55407031\$lut for cells of type $lut.
Using template $paramod$de2240b160ad25552422898b477ac71958bc5f61\$lut for cells of type $lut.
Using template $paramod$fac079474493d7686702f49347e2c283687497ec\$lut for cells of type $lut.
Using template $paramod$cc24a29ae9a12bd17ddb2358d8aa2ae983f99d20\$lut for cells of type $lut.
Using template $paramod$b7f0911936749a8547d3a2092d945c05993bc318\$lut for cells of type $lut.
Using template $paramod$ce907c238436d8cb8955f3a3077cea8d98eb9f4e\$lut for cells of type $lut.
Using template $paramod$af4d44e7581c9392ec5e8a0fe23c4c3f958f7bcd\$lut for cells of type $lut.
Using template $paramod$f076961b89f8f6554aa12b9fdf31e079becec60a\$lut for cells of type $lut.
Using template $paramod$a20f4545f82fdc108b5a760a01ba359e9a3a26b3\$lut for cells of type $lut.
Using template $paramod$d9ad623bd0a3acf9acbb88896f2ed469a2898d97\$lut for cells of type $lut.
Using template $paramod$dd10d3409bdaed18f84910e403435f437809193a\$lut for cells of type $lut.
Using template $paramod$78f319f8cc2a58fa7527b616eb785565b91f8c42\$lut for cells of type $lut.
Using template $paramod$f662136eb3bf14124e48a08e8a5f943c7248b53d\$lut for cells of type $lut.
Using template $paramod$4cef7095cb786097b3802ed5ceab283e2ac5622e\$lut for cells of type $lut.
Using template $paramod$c60eb4d7af908b3ee8bdd5a1f0de9ed4b68f8ad7\$lut for cells of type $lut.
Using template $paramod$61f245c12ab7052e4a5c764ecd9e4e164bd01452\$lut for cells of type $lut.
Using template $paramod$7c17a4749c7d31cba0e4d6cb73db87df2f7b3f6a\$lut for cells of type $lut.
Using template $paramod$a305c1f27ac12036e1ee053f6f465794d7c5c73c\$lut for cells of type $lut.
Using template $paramod$463bda2a8044ed6d81720798a210beab8bc8212c\$lut for cells of type $lut.
Using template $paramod$199ca72895d07d85a2aeca8c7b9488b41aa1eb68\$lut for cells of type $lut.
Using template $paramod$9b14057a451a14c7aece09e2994b3f9d8ac13e5d\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$a86065a7e9fa1cf963f48c861b0aa8690c5585f3\$lut for cells of type $lut.
Using template $paramod$92f4435ab335b0535f78a3286d9a9d3b4005b150\$lut for cells of type $lut.
Using template $paramod$f412861411ae06258004dc942f8cdf1f58acaf4e\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$5023f2fa5f93082b28028abb2e24a5e0b2d0521c\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$ece262ac380e3265be6719277334cf26e8603eab\$lut for cells of type $lut.
Using template $paramod$944ca53f1a603f2743031d3e81671533833e3e24\$lut for cells of type $lut.
Using template $paramod$6d47b086c0c6751640fdcbc4ea002fa585a23b17\$lut for cells of type $lut.
Using template $paramod$be11aa6344318f88ec7d17c5a12b44fd790022fb\$lut for cells of type $lut.
Using template $paramod$ec1d611581f6b50f1fe0ef8e3638a8e0812729b0\$lut for cells of type $lut.
Using template $paramod$2687393074da03194ec9b0e43ec37a6119033db3\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$9226d8237b35bcf3e4152eb8f1fd14e007c791ae\$lut for cells of type $lut.
Using template $paramod$01a28f373eae9e2d1926501d3d58fff8815a66d2\$lut for cells of type $lut.
Using template $paramod$4087b3ef6b204b0d76b4bc8eee8081051c7e8b1e\$lut for cells of type $lut.
Using template $paramod$883c6280a5538377ae335ec96351e76802ac09ab\$lut for cells of type $lut.
Using template $paramod$34126c4367b1a9c39a621b418dc2f0e2f2e4ad8e\$lut for cells of type $lut.
Using template $paramod$347284e1f8d9eddcf6cb61d737ed388f75a44f2e\$lut for cells of type $lut.
Using template $paramod$ca9e9f72cde5d304e2ba2a66ddc60926fd8bc14e\$lut for cells of type $lut.
Using template $paramod$d1bca00c57452256dab8aa26c620c442453f5a7a\$lut for cells of type $lut.
Using template $paramod$5febdb4b074e9a0b246a6ca51fa41288529122a7\$lut for cells of type $lut.
Using template $paramod$1ad486697dadfc5470bd814dfbe4c80e8542327c\$lut for cells of type $lut.
Using template $paramod$78cba3bace63076ad0a12c2991978f727150633a\$lut for cells of type $lut.
Using template $paramod$cd75dd0f65cc1de2d09a4358b5d3ca5371b8f737\$lut for cells of type $lut.
Using template $paramod$faa8226389feab2d06febe7ef94c263ae7790c83\$lut for cells of type $lut.
Using template $paramod$69a6eefe328d25bca11b474880ab96735346adde\$lut for cells of type $lut.
Using template $paramod$f220063cf2475abf1bb6c07b61f35b54c110ec89\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$daeff2ede607dfb2cde5611612b3b1968cbfc459\$lut for cells of type $lut.
Using template $paramod$ee6682f13f4058ad3f1adfcfc64fc4b737208600\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$0c384589ce0cf6787a4e43a22aecf440f8d44307\$lut for cells of type $lut.
Using template $paramod$6126c0fae4b0e16556318eb0b3287d804816a9f9\$lut for cells of type $lut.
Using template $paramod$d333fa645ed3a45ccefcf96e9583947c794bae72\$lut for cells of type $lut.
Using template $paramod$a8886d6b449daded290cdb3b853243f84f3dc998\$lut for cells of type $lut.
Using template $paramod$1a53fbc1b8faf0011270a34266b7d290e3ae7fcb\$lut for cells of type $lut.
Using template $paramod$97a9ab7bc8680ee1e3c1e4f17f4496776a96a509\$lut for cells of type $lut.
Using template $paramod$ebe8a76008360966bd8ffb5cdc80e1a6b339a1dd\$lut for cells of type $lut.
Using template $paramod$935c6c93e526564c1d7e5dd27d4f86ca08e9f7df\$lut for cells of type $lut.
Using template $paramod$3c1824f5318229f7b2c21ebcae124f6f388e2994\$lut for cells of type $lut.
Using template $paramod$ea0a4ee26eb9aa2c03283f4bfb761fc3543b5b69\$lut for cells of type $lut.
Using template $paramod$7e728f2b02bc0ec5f16a26d6ccd9182589c768f8\$lut for cells of type $lut.
Using template $paramod$8db168995be6ed717bc48ebd4f3cbf6c4ecafd9b\$lut for cells of type $lut.
Using template $paramod$96ff56ce5a5ee85ee0c4678d1c423b47046ec6af\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$2f5467de1e1d470108c0d42d5ab5ae9ad1eb539b\$lut for cells of type $lut.
Using template $paramod$72d4e9c79427a3fc7042e3db386658e2e5edca25\$lut for cells of type $lut.
Using template $paramod$7d93889ec74d44a2bc1124934c9e2e5279c1fb68\$lut for cells of type $lut.
Using template $paramod$e9ee1810ca29da9f607df3ebe5c377382223b0a6\$lut for cells of type $lut.
Using template $paramod$3ad121279d2386f806939e7d8c9bec5cd83ccefc\$lut for cells of type $lut.
Using template $paramod$06adc74b5dd8e24e1cfad09a5581ccc48ae5eddd\$lut for cells of type $lut.
Using template $paramod$3876752fe05a58cc67510456f8d1170e7cf64033\$lut for cells of type $lut.
Using template $paramod$8f34d75e0f8b3c6d61eb0a3349e4715bdbe12ceb\$lut for cells of type $lut.
Using template $paramod$d28e34a6f59e3597741493ac0652aa6d8551c0a8\$lut for cells of type $lut.
Using template $paramod$913fabcb2de89e5974fd8af6c32229dbd7adc149\$lut for cells of type $lut.
Using template $paramod$2305bf70ab4cb241be4a167ef0da460b0fae0e62\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$bdc437db1fb7ed827cc9b1b386742e76b6aff8a4\$lut for cells of type $lut.
Using template $paramod$a709008daa5760d786de1565ecd8734c9f5778c7\$lut for cells of type $lut.
Using template $paramod$af78112b0b41a39359cc08bbf5d82beb008c9324\$lut for cells of type $lut.
Using template $paramod$dc1ef8842d9d6ac8afbdd4517d45159ff3a78915\$lut for cells of type $lut.
Using template $paramod$e3d029cabf2b7c68afa8400b9084ee4ecf1e95b8\$lut for cells of type $lut.
Using template $paramod$62aa46c6b31fbd8854fbf56bd976dd328e93ad03\$lut for cells of type $lut.
Using template $paramod$24517b27d150497be0674d74f29af5f08d05a0ad\$lut for cells of type $lut.
Using template $paramod$04c11a0e7af83ade6ccbc4d0790007d92d86e380\$lut for cells of type $lut.
Using template $paramod$078443e0e8b302a49ac79789e0fc02b41f07be4c\$lut for cells of type $lut.
Using template $paramod$c762c356868647c84c534f470c1caafe789e5f38\$lut for cells of type $lut.
Using template $paramod$6303fd9115819a22f3b5ecc31e7de99cb26a35df\$lut for cells of type $lut.
Using template $paramod$f6fff027ea13c008bdccf447731e9eecdc3626a2\$lut for cells of type $lut.
Using template $paramod$40614bc945b57aab95fbc31af093a3fc79ada1f6\$lut for cells of type $lut.
Using template $paramod$1105389d7dd9bb30649af81306ba16328e2f6e49\$lut for cells of type $lut.
Using template $paramod$a8bd02a7e5ce01918f902c876189fe753369e4f7\$lut for cells of type $lut.
Using template $paramod$b4a9da35c3e9344c1d04c9bb89f031627223f1a4\$lut for cells of type $lut.
Using template $paramod$a6cb966b97f5308b75724a5ff00b9092df53b098\$lut for cells of type $lut.
Using template $paramod$3d5560ea856c1e5687ecfbf673af70b447d66e13\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$b2cf3418a9ab6bc43e13785b0f7ccb65a9e28067\$lut for cells of type $lut.
Using template $paramod$7ea5993a1ee9e8dd8f7494a7e3f60367c7fd47e6\$lut for cells of type $lut.
Using template $paramod$f2012bc3c0c085801387f299e6c9bf80ba3a44d6\$lut for cells of type $lut.
Using template $paramod$5dad876aefc647ff107083e0e014d1fd5bd1d13b\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$c31749656af9dfeda8ba6bb63e214a03ce3ead28\$lut for cells of type $lut.
Using template $paramod$568d0eee7f689abd3c8f9bc025e9a4fb3751eb8a\$lut for cells of type $lut.
Using template $paramod$e8c96d81f0bf5bf685154c1da631c0d45a6e4da0\$lut for cells of type $lut.
Using template $paramod$2ac5bf06fafedd205adde7624c14d56c43d05ec0\$lut for cells of type $lut.
Using template $paramod$eda199147f54309eec6d47960cf4edf7fbc4fc02\$lut for cells of type $lut.
Using template $paramod$8d5941bf0853299e05bea28334fd100393da0231\$lut for cells of type $lut.
Using template $paramod$e592058a5acb4055b18b81dbab508ace8eecef60\$lut for cells of type $lut.
Using template $paramod$1d3db6cdb3d8c25dc21b6c4ee4beed08ec324c9e\$lut for cells of type $lut.
Using template $paramod$54e53cd13fa47ce0037cb7e3f5069fe4b431f79a\$lut for cells of type $lut.
Using template $paramod$b4e9219f4b82adea4de2265839129677ab83d0d1\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$58389980c63f3235c8f8122d952d60e88e8ccdf8\$lut for cells of type $lut.
Using template $paramod$0ff89a2cb20e73e50c55f5d0ddd201539f3de3b5\$lut for cells of type $lut.
Using template $paramod$a4b6244dca0497751b9afea50ced0e9387a93e43\$lut for cells of type $lut.
Using template $paramod$597afeb084874416ecb8da4037b7267b8aaf06ac\$lut for cells of type $lut.
Using template $paramod$b82f49689c35219bf38429908ea84ebe07dd90ed\$lut for cells of type $lut.
Using template $paramod$7efe707b39447a7527c2fcbfcc8672a0fd26369b\$lut for cells of type $lut.
Using template $paramod$bfc9da149269163d238c883f85980d32722c7cd4\$lut for cells of type $lut.
Using template $paramod$40f7cc32bb6b063d65d0f2431c090640e9bf2b92\$lut for cells of type $lut.
Using template $paramod$f73861c8544f46823f0b3c84f17aadd5bb441928\$lut for cells of type $lut.
Using template $paramod$3e20f06947707338115c9bda96309397648a29bc\$lut for cells of type $lut.
Using template $paramod$93e6136670e922bafe0c0dec033bbe442c0290dc\$lut for cells of type $lut.
Using template $paramod$90a9b0d90639cbc5c6e7f88dbf072819f6ecb5f3\$lut for cells of type $lut.
Using template $paramod$ccc7283a88f00f5721ca35ca3bfc7084174205b5\$lut for cells of type $lut.
Using template $paramod$106271328d2708bd564637bc439478ab732d6955\$lut for cells of type $lut.
Using template $paramod$cc0ce1b9a83dc4740a63ad82e6628903f12a1ba8\$lut for cells of type $lut.
Using template $paramod$0b7d81ff28efc2f21972b5968fb42f63121403ef\$lut for cells of type $lut.
Using template $paramod$4ffc9c1b861b4422389f7152c45020a8aff79770\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$2882f97d086136d6085c5d9d73d9138e0dc72466\$lut for cells of type $lut.
Using template $paramod$0e0867dc0bb1c7426a2c7967b45fd751e52d29c1\$lut for cells of type $lut.
Using template $paramod$62c99e894d8a3634e88ed8e84d7d23b2092cf009\$lut for cells of type $lut.
Using template $paramod$1ad95fb0e990181553de8eb1ec526935576ff579\$lut for cells of type $lut.
Using template $paramod$9ef6dde16dcd5812baee7cbc9dcbf1f0087f1501\$lut for cells of type $lut.
Using template $paramod$0447f4288dd42355ce0b0aac7c26ffdc36137b3c\$lut for cells of type $lut.
Using template $paramod$deba5dc388389cc84ca6f5827ce664e9a5c91d78\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$6dc819338504e109c8a7aeb7e29aff7190523515\$lut for cells of type $lut.
Using template $paramod$3d374022b2bbc83dc892df5382dc1a5f10b56aad\$lut for cells of type $lut.
Using template $paramod$39d5976ad1201e5c294729386ef90d5887c513c8\$lut for cells of type $lut.
Using template $paramod$e36e4a5dfcafbc1f7dc82d7324afd3ce66209d9c\$lut for cells of type $lut.
Using template $paramod$54705351b5f282290e18b8f0f5a79b818b122870\$lut for cells of type $lut.
Using template $paramod$3100559ac358b4448656c3c1bb9c2c3464b5327c\$lut for cells of type $lut.
Using template $paramod$8bd7995d67c09322929eb14db302d53fb108f84a\$lut for cells of type $lut.
Using template $paramod$8bf2f101427284a108665a624b270c8feb5148f7\$lut for cells of type $lut.
Using template $paramod$a42a6f6bf668c7af02af9e40be1cf24c274dab92\$lut for cells of type $lut.
Using template $paramod$235ac5b240c334dc34a49d771618866987c926a2\$lut for cells of type $lut.
Using template $paramod$c9864e5722e13eb84185a74d91e2e5d30dbc45e1\$lut for cells of type $lut.
Using template $paramod$2cf1834be60825a90c2bc782fd0db58dd113ff01\$lut for cells of type $lut.
Using template $paramod$73444d9b6762cc519ccf629f35f66782673ba201\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$180a0c7fd6e49e06c69bd41bb134dbba007536fc\$lut for cells of type $lut.
Using template $paramod$aab442e9f7664e3d6b451909f359c51075316c52\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$0103e8148786bdf29f52c01b5d8da40a7dd32d70\$lut for cells of type $lut.
Using template $paramod$bb792d4d6dc7d7f78458e0a50eb9890873680855\$lut for cells of type $lut.
Using template $paramod$ad1f9a1d8e6e57b3c3dea0511a5a28745cf9d503\$lut for cells of type $lut.
Using template $paramod$d366dd683aaa48d2f7ead84584ea275c53185351\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$d6c8861332d2884e6afa97ced1dd2898dcc616bd\$lut for cells of type $lut.
Using template $paramod$98de9ef08fc35f91c1446acf8ddeeebbb4fe99dd\$lut for cells of type $lut.
Using template $paramod$6431c688476747c9362502cacfebfbd13cbdb9aa\$lut for cells of type $lut.
Using template $paramod$606e114f622c315629d77f4ce120a24586b5559d\$lut for cells of type $lut.
Using template $paramod$2661aa2601af93e362041e04a59405a491f36855\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~34322 debug messages>

28.26. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in corescore_gowin_yosys.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57666.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$87783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$44586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$48440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_3.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$52384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$86425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$80350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$48937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$60031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$52230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$63169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_49.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_49.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_4.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_20.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$66001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$71059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$71097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_18.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_17.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$73190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_19.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_24.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$44550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$75316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$44298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_35.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_49.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$77230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$86126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$76200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$52076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$44938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$44460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut\corescorecore.core_13.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_4.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$53649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_46.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$72525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$74078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$47998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$47943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$47928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$47963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$47998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$48192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$48474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$77019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$71680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$48755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$48817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$48871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$48892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$48931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$48948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$47963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$49173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$49787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50228.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50266.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_36.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$53874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$60724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_19.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_38.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$52391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$52404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$52420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$52641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$52592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$52791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$52915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$52915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$53305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$53381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_19.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_47.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_47.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$54550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$55712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$76821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$44712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$59184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_38.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_37.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57666.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$57666.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$51592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$58077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$58227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$58377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$58527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$58827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$58930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$77330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$73035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$76213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$60688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$60931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62055.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_38.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$62708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_36.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$56543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63225.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$59086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$63917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_24.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_23.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_42.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$76092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_46.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_29.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_29.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$64857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$51534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$77427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$66433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$66630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_10.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_42.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_10.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$78010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$56238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_10.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$78010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_20.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_20.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$55048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$86126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_37.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$62789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$86342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_37.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_46.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$67019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$64814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$65087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$70700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$77480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$69984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$70090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$60823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$70513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$70894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$70894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_26.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$71048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$70825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$71699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$71718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$71891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$72099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$72360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$72360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_18.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$86152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$72452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$72464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_13.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$72706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$72563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$72792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$72706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_38.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$49800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$73342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$73448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$74004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$68498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$74092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$74105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_17.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$89521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_33.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_10.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$70914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$75520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$88019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$50971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$76174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$55034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$73501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_21.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$74916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$77230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$77453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$77592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$65366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$76394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$72895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$73991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$77992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$78144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$78890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$78916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$79006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$79017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$79098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$79535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$79535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$79590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$79583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$79672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$79922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$79948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$80058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$80302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$80728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$47897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$81338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$81331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$81357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$81440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$81915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$82111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$82725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$82828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$82928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$83144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$51076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$82980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$83334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$83512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$83568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$83615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$83687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$83761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$83857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$83955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$84084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$84084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84331.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$56067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$84988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$84988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$44514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$83016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$69984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$85813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$44208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$86152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$86139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$86349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$86165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$86854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$87053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$87192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_16.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$87317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$87628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$87728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$87993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$74203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$87716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$88100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$47937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$44776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$88270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$88588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$88931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$88998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$89028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$89133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$70825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$89626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$89476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_0.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_0.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_0.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_0.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_1.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_1.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_1.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_1.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_1.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_0.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_11.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_11.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_11.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_11.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_11.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_12.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_12.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_12.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_12.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_12.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_13.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_13.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_13.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_14.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_14.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_14.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_14.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_14.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_15.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_15.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_15.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_15.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_15.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_16.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_16.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_16.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_16.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$74268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_17.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_17.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$72452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut\corescorecore.core_18.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_18.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_18.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$76288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_19.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$48755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_19.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_2.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_2.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_2.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_2.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_2.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_20.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_20.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_10.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$50957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_21.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_21.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_21.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_21.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_22.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_22.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_22.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_22.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_22.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_23.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_23.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_23.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_23.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$44992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_24.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_24.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_24.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_25.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_25.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_25.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_25.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_25.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_37.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_26.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_26.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_26.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_26.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_27.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_27.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_27.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_27.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_27.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_28.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_28.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_28.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_28.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_28.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_29.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_29.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_29.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_3.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_3.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_3.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_3.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_30.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_30.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_30.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_30.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_30.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_31.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_31.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_31.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_31.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_31.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_32.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_32.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_32.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_32.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_32.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_33.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_33.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_33.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_33.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_34.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_34.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_34.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_34.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_34.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_35.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_35.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_35.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_35.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_36.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_36.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_36.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$67997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$44172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$67677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$63884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$63884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_38.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_39.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_39.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_39.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_39.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_39.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_4.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_4.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_4.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_40.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_40.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_40.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_40.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_40.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_41.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_41.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_41.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_41.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_41.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_42.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_42.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_42.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$64334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_43.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_43.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_43.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_43.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_43.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_44.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_44.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_44.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_44.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_44.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_45.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_45.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_45.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_45.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_45.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_46.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_46.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_47.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$53967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut\corescorecore.core_47.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_47.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_48.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_48.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_48.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_48.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_48.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_49.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_49.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_5.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_5.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_5.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_5.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_5.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_6.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_6.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_6.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_6.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_6.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_7.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_7.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_7.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_7.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_7.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_8.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_8.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_8.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_8.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_8.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_9.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_9.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_9.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_9.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut\corescorecore.core_9.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$73206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$88440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$86854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$53743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$404930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$71985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$47897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$84771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$84771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$49210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$83518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$61136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_37.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$68404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$52846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$80728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$78725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$74580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$405995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut\corescorecore.core_17.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$81080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$71484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$85800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$69656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$70163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$68301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$76636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$66714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$66262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$65306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$64402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$62124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$61838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$61250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$406929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$60027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$59863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$59415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$57919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$57466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$55220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$54569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$54145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$53326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$85090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$48892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$404426$lut$aiger404425$45064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$75560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$404426$lut$aiger404425$75275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$44316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$404426$lut$aiger404425$50919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$404426$lut$aiger404425$50665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$407623.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

28.27. Executing SETUNDEF pass (replace undef values with defined constants).

28.28. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 40960 unused wires.

28.29. Executing AUTONAME pass.
Renamed 460625 objects in module corescore_gowin_yosys (117 iterations).
<suppressed ~55346 debug messages>

28.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `corescore_gowin_yosys'. Setting top module to corescore_gowin_yosys.

28.30.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.30.2. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Removed 0 unused modules.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.

28.31. Printing statistics.

=== corescore_gowin_yosys ===

   Number of wires:              33600
   Number of wire bits:         134218
   Number of public wires:       33600
   Number of public wire bits:  134218
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              35843
     $print                         50
     $scopeinfo                    931
     ALU                          1123
     CLKDIV                          1
     DFF                          3250
     DFFC                            2
     DFFE                         7374
     DFFR                          957
     DFFRE                        2361
     DFFS                           54
     DFFSE                         101
     DPX9B                          50
     GND                             1
     IBUF                            2
     LUT1                         2078
     LUT2                         1863
     LUT3                         5868
     LUT4                         6666
     MUX2_LUT5                    2465
     MUX2_LUT6                     407
     MUX2_LUT7                     173
     MUX2_LUT8                      63
     OBUF                            1
     VCC                             1
     rPLL                            1

28.32. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Found and reported 0 problems.

29. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: daba473858, CPU: user 47.11s system 0.17s, MEM: 651.43 MB peak
Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 20% 31x opt_clean (10 sec), 13% 1x memory_libmap (6 sec), ...
