Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue May 10 01:37:17 2016
| Host         : WIN-UJ6TQC8JO5H running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fmc_imageon_gs_wrapper_timing_summary_routed.rpt -rpx fmc_imageon_gs_wrapper_timing_summary_routed.rpx
| Design       : fmc_imageon_gs_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.061        0.000                      0                54286        0.011        0.000                      0                54286        0.264        0.000                       0                 23406  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_0             {0.000 6.499}        12.999          76.929          
clk_fpga_1             {0.000 3.500}        7.000           142.857         
clk_fpga_2             {0.000 2.500}        5.000           200.000         
hdmii_clk              {0.000 3.365}        6.730           148.588         
video_clk              {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0  {0.000 13.460}       26.920          37.147          
vita_ser_clk           {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0           {0.000 5.384}        13.460          74.294          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   2.046        0.000                      0                 8744        0.039        0.000                      0                 8744        5.249        0.000                       0                  4158  
clk_fpga_1                   0.061        0.000                      0                39684        0.015        0.000                      0                39684        2.250        0.000                       0                 15984  
clk_fpga_2                                                                                                                                                               0.264        0.000                       0                     2  
hdmii_clk                    1.998        0.000                      0                  295        0.087        0.000                      0                  295        2.385        0.000                       0                   252  
video_clk                    1.538        0.000                      0                 1276        0.011        0.000                      0                 1276        2.385        0.000                       0                   791  
  vita_clk_div4_l_n_0       17.498        0.000                      0                 3287        0.113        0.000                      0                 3287       12.480        0.000                       0                  2023  
vita_ser_clk                                                                                                                                                             1.025        0.000                       0                    22  
  CLKDIV_c_0                 9.915        0.000                      0                  232        0.121        0.000                      0                  232        4.884        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    CLKDIV_c_0           CLKDIV_c_0                 9.615        0.000                      0                    5        0.980        0.000                      0                    5  
**async_default**    clk_fpga_0           clk_fpga_0                 9.598        0.000                      0                  340        0.370        0.000                      0                  340  
**async_default**    clk_fpga_1           clk_fpga_1                 1.506        0.000                      0                  124        0.304        0.000                      0                  124  
**async_default**    hdmii_clk            hdmii_clk                  4.514        0.000                      0                    4        0.379        0.000                      0                    4  
**async_default**    video_clk            video_clk                  1.525        0.000                      0                  170        0.348        0.000                      0                  170  
**async_default**    vita_clk_div4_l_n_0  vita_clk_div4_l_n_0       24.606        0.000                      0                  125        0.379        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 0.642ns (6.441%)  route 9.326ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.469    13.106    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.472    15.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[10]/C
                         clock pessimism              0.129    15.779    
                         clock uncertainty           -0.198    15.581    
    SLICE_X48Y63         FDRE (Setup_fdre_C_R)       -0.429    15.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[10]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 0.642ns (6.441%)  route 9.326ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.469    13.106    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.472    15.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[13]/C
                         clock pessimism              0.129    15.779    
                         clock uncertainty           -0.198    15.581    
    SLICE_X48Y63         FDRE (Setup_fdre_C_R)       -0.429    15.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[13]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 0.642ns (6.441%)  route 9.326ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.469    13.106    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.472    15.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[14]/C
                         clock pessimism              0.129    15.779    
                         clock uncertainty           -0.198    15.581    
    SLICE_X48Y63         FDRE (Setup_fdre_C_R)       -0.429    15.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[14]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 0.642ns (6.441%)  route 9.326ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.469    13.106    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.472    15.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[9]/C
                         clock pessimism              0.129    15.779    
                         clock uncertainty           -0.198    15.581    
    SLICE_X48Y63         FDRE (Setup_fdre_C_R)       -0.429    15.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[9]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 0.642ns (6.443%)  route 9.322ns (93.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 15.650 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.464    13.102    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.472    15.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[11]/C
                         clock pessimism              0.129    15.779    
                         clock uncertainty           -0.198    15.581    
    SLICE_X49Y63         FDRE (Setup_fdre_C_R)       -0.429    15.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31_reg[11]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.642ns (6.464%)  route 9.290ns (93.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 15.645 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.433    13.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.467    15.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
                         clock pessimism              0.129    15.774    
                         clock uncertainty           -0.198    15.576    
    SLICE_X45Y70         FDRE (Setup_fdre_C_R)       -0.429    15.147    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.642ns (6.464%)  route 9.290ns (93.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 15.645 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.433    13.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.467    15.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]/C
                         clock pessimism              0.129    15.774    
                         clock uncertainty           -0.198    15.576    
    SLICE_X45Y70         FDRE (Setup_fdre_C_R)       -0.429    15.147    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[18]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.642ns (6.464%)  route 9.290ns (93.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 15.645 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.433    13.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.467    15.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[22]/C
                         clock pessimism              0.129    15.774    
                         clock uncertainty           -0.198    15.576    
    SLICE_X45Y70         FDRE (Setup_fdre_C_R)       -0.429    15.147    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[22]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 0.642ns (6.476%)  route 9.272ns (93.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 15.646 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.414    13.052    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.468    15.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism              0.129    15.775    
                         clock uncertainty           -0.198    15.577    
    SLICE_X43Y70         FDRE (Setup_fdre_C_R)       -0.429    15.148    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 0.642ns (6.536%)  route 9.181ns (93.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 15.651 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.844     3.138    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X38Y106        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=37, routed)          4.857     8.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X82Y80         LUT1 (Prop_lut1_I0_O)        0.124     8.637 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        4.324    12.961    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X46Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.473    15.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y63         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[11]/C
                         clock pessimism              0.129    15.780    
                         clock uncertainty           -0.198    15.582    
    SLICE_X46Y63         FDRE (Setup_fdre_C_R)       -0.524    15.058    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[11]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.417%)  route 0.226ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.547     0.883    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[16]/Q
                         net (fo=2, routed)           0.226     1.250    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg_n_0_[16]
    SLICE_X52Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.810     1.176    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y80         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[16]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.070     1.211    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1low_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.160%)  route 0.229ns (61.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.550     0.886    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg[20]/Q
                         net (fo=2, routed)           0.229     1.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61_reg_n_0_[20]
    SLICE_X52Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1low_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.813     1.179    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1low_reg[20]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.072     1.216    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1low_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.665%)  route 0.187ns (59.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.551     0.887    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[21]/Q
                         net (fo=2, routed)           0.187     1.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg_n_0_[21]
    SLICE_X51Y85         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.815     1.181    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y85         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[21]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.016     1.162    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.642%)  route 0.187ns (59.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.552     0.888    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[23]/Q
                         net (fo=2, routed)           0.187     1.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg_n_0_[23]
    SLICE_X51Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.814     1.180    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[23]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.017     1.162    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.570%)  route 0.277ns (68.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.577     0.913    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.277     1.318    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][15]
    SLICE_X31Y105        FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.930     1.296    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y105        FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.016     1.277    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.721%)  route 0.233ns (62.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.551     0.887    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[20]/Q
                         net (fo=2, routed)           0.233     1.260    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg_n_0_[20]
    SLICE_X52Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.813     1.179    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[20]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.070     1.214    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0high_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.469%)  route 0.205ns (55.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.545     0.881    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y81         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg[17]/Q
                         net (fo=2, routed)           0.205     1.249    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58_reg_n_0_[17]
    SLICE_X48Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0high_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.818     1.184    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y84         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0high_reg[17]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.046     1.195    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger0high_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.590%)  route 0.255ns (64.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.549     0.885    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[16]/Q
                         net (fo=2, routed)           0.255     1.281    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg_n_0_[16]
    SLICE_X51Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.813     1.179    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y83         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[16]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.071     1.215    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2low_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.572     0.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.187     1.235    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X30Y64         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.839     1.205    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X30Y64         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y64         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.039%)  route 0.187ns (56.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.572     0.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.187     1.235    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X30Y64         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.839     1.205    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X30Y64         RAMD32                                       r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y64         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y90    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum15rja/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y94    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1o5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X37Y91    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1ppyui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X41Y97    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2opyui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y98    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2p5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X45Y90    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3n5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y88    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3q5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y88    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3rpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X29Y71    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4n5yui/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X30Y64    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X30Y64    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X32Y62    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X34Y73    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X34Y73    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 3.101ns (45.614%)  route 3.697ns (54.386%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.661     2.955    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y34         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.456     3.411 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/Q
                         net (fo=5, routed)           0.830     4.241    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[1]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.365 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[3]_i_13/O
                         net (fo=1, routed)           0.000     4.365    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[3]_i_13_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.897 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.897    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]_i_4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          1.109     6.120    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_in[3]
    SLICE_X44Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.244 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6/O
                         net (fo=1, routed)           0.000     6.244    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.776 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.776    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.890    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 f  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]_i_4/O[3]
                         net (fo=2, routed)           0.616     7.933    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.306     8.239 f  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9/O
                         net (fo=1, routed)           0.151     8.390    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.514 f  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6/O
                         net (fo=1, routed)           0.540     9.054    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.178 f  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.451     9.629    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.753 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.753    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.487     9.666    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X48Y34         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X48Y34         FDRE (Setup_fdre_C_D)        0.029     9.814    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.085ns (46.528%)  route 3.545ns (53.472%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 9.670 - 7.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.664     2.958    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X33Y13         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]/Q
                         net (fo=5, routed)           0.919     4.333    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[1]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.124     4.457 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[3]_i_13/O
                         net (fo=1, routed)           0.000     4.457    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[3]_i_13_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.970 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.970    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]_i_4_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.087 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          1.147     6.234    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_in[3]
    SLICE_X31Y12         LUT3 (Prop_lut3_I2_O)        0.124     6.358 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6/O
                         net (fo=1, routed)           0.000     6.358    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.890 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.890    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.118    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.431 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]_i_4/O[3]
                         net (fo=2, routed)           0.723     8.154    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.306     8.460 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9/O
                         net (fo=1, routed)           0.423     8.884    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.008 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6/O
                         net (fo=1, routed)           0.162     9.169    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.293 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.171     9.464    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.588 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.588    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.491     9.670    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X32Y12         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.264     9.934    
                         clock uncertainty           -0.111     9.823    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.079     9.902    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.897ns (31.214%)  route 4.180ns (68.786%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.820     3.114    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.446     5.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.962 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.339     6.301    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.425 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.489     6.914    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.038 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     7.479    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.503     8.107    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          0.961     9.192    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.578     9.757    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205     9.557    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.897ns (31.214%)  route 4.180ns (68.786%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.820     3.114    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.446     5.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.962 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.339     6.301    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.425 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.489     6.914    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.038 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     7.479    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.503     8.107    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          0.961     9.192    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.578     9.757    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205     9.557    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.897ns (31.214%)  route 4.180ns (68.786%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.820     3.114    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.446     5.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.962 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.339     6.301    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.425 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.489     6.914    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.038 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     7.479    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.503     8.107    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          0.961     9.192    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.578     9.757    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205     9.557    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.897ns (31.370%)  route 4.150ns (68.630%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.820     3.114    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.446     5.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.962 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.339     6.301    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.425 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.489     6.914    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.038 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     7.479    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.503     8.107    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          0.931     9.162    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y36         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.575     9.754    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y36         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205     9.554    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.897ns (31.370%)  route 4.150ns (68.630%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.820     3.114    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.446     5.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.962 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.339     6.301    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.425 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.489     6.914    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.038 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     7.479    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.503     8.107    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          0.931     9.162    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y36         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.575     9.754    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y36         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[49]/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205     9.554    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[49]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.897ns (31.370%)  route 4.150ns (68.630%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.820     3.114    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.446     5.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X14Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.962 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.339     6.301    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.425 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.489     6.914    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.038 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     7.479    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.603 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.503     8.107    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=65, routed)          0.931     9.162    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y36         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.575     9.754    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y36         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205     9.554    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[55]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.278ns (35.378%)  route 4.161ns (64.622%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 9.668 - 7.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.660     2.954    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y17         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.478     3.432 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=13, routed)          1.263     4.695    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.296     4.991 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_27/O
                         net (fo=3, routed)           0.446     5.437    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_27_n_0
    SLICE_X39Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.561 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_25/O
                         net (fo=1, routed)           0.564     6.125    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_25_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_13/O
                         net (fo=1, routed)           0.000     6.249    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_13_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.647 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.647    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]_i_6_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.804 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]_i_4/CO[1]
                         net (fo=1, routed)           0.407     7.211    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X37Y15         LUT4 (Prop_lut4_I0_O)        0.329     7.540 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_3/O
                         net (fo=2, routed)           0.412     7.952    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_3_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.076 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3/O
                         net (fo=1, routed)           0.616     8.691    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I2_O)        0.124     8.815 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_2/O
                         net (fo=2, routed)           0.454     9.269    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.393 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_1/O
                         net (fo=1, routed)           0.000     9.393    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_ns
    SLICE_X35Y16         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.489     9.668    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y16         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_reg/C
                         clock pessimism              0.230     9.898    
                         clock uncertainty           -0.111     9.787    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.029     9.816    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_reg
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 2.278ns (35.395%)  route 4.158ns (64.605%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 9.668 - 7.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.660     2.954    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y17         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.478     3.432 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=13, routed)          1.263     4.695    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.296     4.991 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_27/O
                         net (fo=3, routed)           0.446     5.437    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_27_n_0
    SLICE_X39Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.561 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_25/O
                         net (fo=1, routed)           0.564     6.125    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_25_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.249 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_13/O
                         net (fo=1, routed)           0.000     6.249    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_13_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.647 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.647    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]_i_6_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.804 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]_i_4/CO[1]
                         net (fo=1, routed)           0.407     7.211    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X37Y15         LUT4 (Prop_lut4_I0_O)        0.329     7.540 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_3/O
                         net (fo=2, routed)           0.412     7.952    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[11]_i_3_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I1_O)        0.124     8.076 f  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3/O
                         net (fo=1, routed)           0.616     8.691    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_3_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I2_O)        0.124     8.815 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_2/O
                         net (fo=2, routed)           0.451     9.266    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.390 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.390    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_ns[2]
    SLICE_X35Y16         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.489     9.668    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y16         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]/C
                         clock pessimism              0.230     9.898    
                         clock uncertainty           -0.111     9.787    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.031     9.818    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.030%)  route 0.144ns (52.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.584     0.920    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/m_axi_mm2s_aclk
    SLICE_X59Y49         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[2]/Q
                         net (fo=1, routed)           0.144     1.192    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/slv_frame_ref_out[2]
    SLICE_X59Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.848     1.214    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/m_axi_mm2s_aclk
    SLICE_X59Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)        -0.007     1.177    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtr55csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdhd54fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.217%)  route 0.184ns (49.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.590     0.926    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsfksap2abczc
    SLICE_X81Y49         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtr55csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtr55csa/Q
                         net (fo=2, routed)           0.184     1.251    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsn0a[22]
    SLICE_X81Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.296 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtr55cshyr4nb/O
                         net (fo=1, routed)           0.000     1.296    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsfbqcmb4jgbuf4ira14fdhh2ki5riz045rjd25
    SLICE_X81Y50         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdhd54fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.853     1.219    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsfksap2abczc
    SLICE_X81Y50         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdhd54fea/C
                         clock pessimism             -0.030     1.189    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.092     1.281    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdhd54fea
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.368%)  route 0.226ns (61.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.593     0.929    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X23Y10         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][11]/Q
                         net (fo=1, routed)           0.226     1.296    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/sig_data_fifo_data_in[7]
    RAMB36_X1Y2          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.900     1.266    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y2          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.280    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.117%)  route 0.186ns (56.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.563     0.899    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X45Y49         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[9]/Q
                         net (fo=2, routed)           0.186     1.226    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0[9]
    SLICE_X44Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.825     1.191    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X44Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.047     1.208    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.412%)  route 0.217ns (60.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.558     0.894    fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X52Y44         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]/Q
                         net (fo=7, routed)           0.217     1.251    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[6]
    SLICE_X49Y45         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.829     1.195    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X49Y45         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.072     1.232    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.414%)  route 0.191ns (57.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.563     0.899    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X45Y49         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[8]/Q
                         net (fo=2, routed)           0.191     1.231    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0[8]
    SLICE_X44Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.825     1.191    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X44Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.046     1.207    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.354%)  route 0.171ns (53.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.553     0.889    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X50Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/Q
                         net (fo=2, routed)           0.171     1.208    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_vsize_reg[12][4]
    SLICE_X49Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.825     1.191    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X49Y50         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.022     1.178    fmc_imageon_gs_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnvkgh3lsnx0zv0pyq0igu0h2eiupzcedpyum05rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdgx2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.542%)  route 0.205ns (52.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.550     0.886    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X52Y89         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnvkgh3lsnx0zv0pyq0igu0h2eiupzcedpyum05rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnvkgh3lsnx0zv0pyq0igu0h2eiupzcedpyum05rja/Q
                         net (fo=2, routed)           0.205     1.232    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsfedknd4cekb[0]
    SLICE_X49Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.277 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgo5yur5crtl4feprd21/O
                         net (fo=1, routed)           0.000     1.277    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsiso3r34x1g4r4wmo4rvuze0r5cdiyini5qi2njujyx4irazf4edkp2rcbx2kgo5yur5crtl4fea
    SLICE_X49Y90         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdgx2ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.823     1.189    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsfksap2abczc
    SLICE_X49Y90         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdgx2ki/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.092     1.246    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum35rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum35rjd4fdgx2ki
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.467%)  route 0.246ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.559     0.895    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y16         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][8]/Q
                         net (fo=1, routed)           0.246     1.281    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/sig_data_fifo_data_in[2]
    RAMB36_X2Y2          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.867     1.233    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X2Y2          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.953    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.249    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtl4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdgx2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.472%)  route 0.206ns (52.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.551     0.887    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfksap2abczc
    SLICE_X52Y92         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtl4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtl4fea/Q
                         net (fo=2, routed)           0.206     1.233    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsn0a[0]
    SLICE_X49Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.278 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsavkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtl4feprd21/O
                         net (fo=1, routed)           0.000     1.278    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsivkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbx2kgp5yur5crtl4feprd215dpzk
    SLICE_X49Y91         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdgx2ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.823     1.189    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsfksap2abczc
    SLICE_X49Y91         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdgx2ki/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.091     1.245    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na/obsnvkgh3x00fd4eg0vdd4s3mtdgv5yum55rjd4eg0vdd4yohp3vukx2inbqcmb4hfcp2rcbxzcedpyum55rjd4fdgx2ki
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X5Y4    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X5Y10   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y0    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y1    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X4Y4    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X4Y4    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsihsc52mae0eqx5nmf/obsigbbt2bftqik/obsaiqbt2rcbc/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X5Y0    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsagtseyafsdee/obsfhdit2okrcb/obsiaszyek5eiaz5cdimatapr12rcbc/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y7    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y7    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y6    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y81   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y80   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X54Y80   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3pspfdl415gor5crtl4fepyq1kump1tjszx2in2mw0p4so3tn4wmoprx5jpctjunb/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y100  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y20   fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmii_clk
  To Clock:  hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.297ns (27.981%)  route 3.338ns (72.019%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 12.276 - 6.730 ) 
    Source Clock Delay      (SCD):    6.070ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         2.076     6.070    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    ILOGIC_X1Y140        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y140        FDRE (Prop_fdre_C_Q)         0.517     6.587 f  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[7]/Q
                         net (fo=3, routed)           1.928     8.514    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r[7]
    SLICE_X110Y115       LUT4 (Prop_lut4_I3_O)        0.206     8.720 f  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/hblank_i_12/O
                         net (fo=1, routed)           0.433     9.154    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/hblank_i_12_n_0
    SLICE_X110Y114       LUT4 (Prop_lut4_I3_O)        0.326     9.480 f  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/hblank_i_10/O
                         net (fo=1, routed)           0.574    10.054    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/hblank_i_10_n_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.124    10.178 f  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_i_2/O
                         net (fo=1, routed)           0.403    10.581    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_i_2_n_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I2_O)        0.124    10.705 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_i_1/O
                         net (fo=1, routed)           0.000    10.705    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_i_1_n_0
    SLICE_X111Y115       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.854    12.276    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X111Y115       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_reg/C
                         clock pessimism              0.434    12.710    
                         clock uncertainty           -0.035    12.674    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)        0.029    12.703    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/de_reg
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.945ns (20.906%)  route 3.575ns (79.094%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 12.275 - 6.730 ) 
    Source Clock Delay      (SCD):    6.070ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         2.076     6.070    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    ILOGIC_X1Y140        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y140        FDRE (Prop_fdre_C_Q)         0.517     6.587 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[7]/Q
                         net (fo=3, routed)           1.928     8.514    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r[7]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.180     8.694 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_15/O
                         net (fo=2, routed)           0.583     9.278    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_15_n_0
    SLICE_X110Y114       LUT5 (Prop_lut5_I1_O)        0.124     9.402 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_5/O
                         net (fo=2, routed)           0.599    10.001    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_5_n_0
    SLICE_X111Y115       LUT4 (Prop_lut4_I3_O)        0.124    10.125 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3_i_1/O
                         net (fo=1, routed)           0.465    10.590    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va
    SLICE_X112Y116       SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.853    12.275    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X112Y116       SRL16E                                       r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
                         clock pessimism              0.434    12.709    
                         clock uncertainty           -0.035    12.673    
    SLICE_X112Y116       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.626    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.148ns (26.209%)  route 3.232ns (73.791%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 12.275 - 6.730 ) 
    Source Clock Delay      (SCD):    6.070ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         2.076     6.070    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    ILOGIC_X1Y139        FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y139        FDRE (Prop_fdre_C_Q)         0.517     6.587 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[4]/Q
                         net (fo=6, routed)           2.136     8.723    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r[4]
    SLICE_X112Y115       LUT6 (Prop_lut6_I2_O)        0.180     8.903 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_13/O
                         net (fo=1, routed)           0.414     9.317    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_13_n_0
    SLICE_X110Y116       LUT3 (Prop_lut3_I2_O)        0.119     9.436 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_4/O
                         net (fo=1, routed)           0.682    10.118    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I3_O)        0.332    10.450 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_1/O
                         net (fo=1, routed)           0.000    10.450    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_i_1_n_0
    SLICE_X110Y116       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.853    12.275    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X110Y116       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_reg/C
                         clock pessimism              0.434    12.709    
                         clock uncertainty           -0.035    12.673    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)        0.029    12.702    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/vblank_reg
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.616ns (42.577%)  route 2.179ns (57.423%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 12.047 - 6.730 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.800     5.794    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y40        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y40        FDCE (Prop_fdce_C_Q)         0.456     6.250 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           1.133     7.383    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_reg[9][3]
    SLICE_X99Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1__2/O
                         net (fo=1, routed)           0.000     7.507    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[1]
    SLICE_X99Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.057    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_n_0
    SLICE_X99Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.214 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.046     9.260    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X102Y44        LUT5 (Prop_lut5_I0_O)        0.329     9.589 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     9.589    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X102Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.625    12.047    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X102Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.416    12.464    
                         clock uncertainty           -0.035    12.428    
    SLICE_X102Y44        FDPE (Setup_fdpe_C_D)        0.077    12.505    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.704ns (22.735%)  route 2.393ns (77.265%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 12.082 - 6.730 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.882     5.876    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y48        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.456     6.332 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/Q
                         net (fo=2, routed)           0.513     6.844    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg_n_0
    SLICE_X106Y48        LUT3 (Prop_lut3_I2_O)        0.124     6.968 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.737     7.705    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     7.829 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.143     8.972    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.661    12.082    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y7          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.416    12.499    
                         clock uncertainty           -0.035    12.463    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.931    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.704ns (22.735%)  route 2.393ns (77.265%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 12.082 - 6.730 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.882     5.876    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y48        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.456     6.332 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/Q
                         net (fo=2, routed)           0.513     6.844    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg_n_0
    SLICE_X106Y48        LUT3 (Prop_lut3_I2_O)        0.124     6.968 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.737     7.705    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     7.829 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          1.143     8.972    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.661    12.082    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y7          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.416    12.499    
                         clock uncertainty           -0.035    12.463    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.931    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.419ns (16.174%)  route 2.172ns (83.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 12.084 - 6.730 ) 
    Source Clock Delay      (SCD):    5.843ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.849     5.843    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y78        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.419     6.262 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[8]/Q
                         net (fo=1, routed)           2.172     8.433    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X5Y16         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.663    12.084    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y16         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.302    12.386    
                         clock uncertainty           -0.035    12.351    
    RAMB18_X5Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                     -0.912    11.439    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_de_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/de_1_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.456ns (14.319%)  route 2.729ns (85.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 12.123 - 6.730 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         2.053     6.047    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X107Y109       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.456     6.503 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_de_reg/Q
                         net (fo=1, routed)           2.729     9.231    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_active_video
    SLICE_X107Y49        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/de_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.701    12.123    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X107Y49        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/de_1_reg/C
                         clock pessimism              0.302    12.425    
                         clock uncertainty           -0.035    12.390    
    SLICE_X107Y49        FDRE (Setup_fdre_C_D)       -0.067    12.323    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/de_1_reg
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.704ns (24.485%)  route 2.171ns (75.515%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 12.082 - 6.730 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.882     5.876    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y48        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.456     6.332 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg/Q
                         net (fo=2, routed)           0.513     6.844    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vtd_locked_reg_n_0
    SLICE_X106Y48        LUT3 (Prop_lut3_I2_O)        0.124     6.968 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.737     7.705    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     7.829 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=38, routed)          0.922     8.751    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.661    12.082    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y7          RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.416    12.499    
                         clock uncertainty           -0.035    12.463    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.020    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.456ns (18.472%)  route 2.013ns (81.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 12.084 - 6.730 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.855     5.849    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y83        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.456     6.305 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[6]/Q
                         net (fo=1, routed)           2.013     8.317    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X5Y16         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.663    12.084    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y16         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.302    12.386    
                         clock uncertainty           -0.035    12.351    
    RAMB18_X5Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    11.614    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.188%)  route 0.201ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.717     2.032    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X107Y103       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.141     2.173 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[3]/Q
                         net (fo=1, routed)           0.201     2.374    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_data[3]
    SLICE_X107Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.905     2.616    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X107Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[3]/C
                         clock pessimism             -0.401     2.215    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.072     2.287    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.089%)  route 0.202ns (58.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.717     2.032    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X106Y103       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141     2.173 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[8]/Q
                         net (fo=1, routed)           0.202     2.375    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_data[8]
    SLICE_X106Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.905     2.616    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[8]/C
                         clock pessimism             -0.401     2.215    
    SLICE_X106Y96        FDRE (Hold_fdre_C_D)         0.070     2.285    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.544%)  route 0.207ns (59.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.717     2.032    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X106Y103       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y103       FDRE (Prop_fdre_C_Q)         0.141     2.173 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[5]/Q
                         net (fo=1, routed)           0.207     2.380    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_data[5]
    SLICE_X106Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.905     2.616    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X106Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[5]/C
                         clock pessimism             -0.401     2.215    
    SLICE_X106Y96        FDRE (Hold_fdre_C_D)         0.070     2.285    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.290%)  route 0.227ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.718     2.033    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X107Y100       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141     2.174 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[11]/Q
                         net (fo=1, routed)           0.227     2.401    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_data[11]
    SLICE_X107Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.905     2.616    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X107Y96        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[11]/C
                         clock pessimism             -0.401     2.215    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.066     2.281    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.713     2.028    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X109Y114       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.141     2.169 r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1_reg[3]/Q
                         net (fo=2, routed)           0.056     2.225    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1[3]
    SLICE_X109Y114       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.986     2.697    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/clk
    SLICE_X109Y114       FDRE                                         r  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d2_reg[3]/C
                         clock pessimism             -0.669     2.028    
    SLICE_X109Y114       FDRE (Hold_fdre_C_D)         0.076     2.104    fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.614     1.928    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDPE (Prop_fdpe_C_Q)         0.141     2.069 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     2.125    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X103Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.884     2.595    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.667     1.928    
    SLICE_X103Y44        FDPE (Hold_fdpe_C_D)         0.075     2.003    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.612     1.926    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y38         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDCE (Prop_fdce_C_Q)         0.141     2.067 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.123    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X99Y38         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.881     2.592    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X99Y38         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.666     1.926    
    SLICE_X99Y38         FDCE (Hold_fdce_C_D)         0.075     2.001    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.612     1.926    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X101Y39        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y39        FDCE (Prop_fdce_C_Q)         0.141     2.067 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.123    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X101Y39        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.881     2.592    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X101Y39        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.666     1.926    
    SLICE_X101Y39        FDCE (Hold_fdce_C_D)         0.075     2.001    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.613     1.927    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y42        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDPE (Prop_fdpe_C_Q)         0.141     2.068 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.124    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X103Y42        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.883     2.594    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y42        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.667     1.927    
    SLICE_X103Y42        FDPE (Hold_fdpe_C_D)         0.075     2.002    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.743%)  route 0.229ns (58.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.613     1.927    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y40        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y40        FDCE (Prop_fdce_C_Q)         0.164     2.091 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=4, routed)           0.229     2.320    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][7]
    RAMB18_X5Y16         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.926     2.638    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y16         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.630     2.008    
    RAMB18_X5Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.191    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmii_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { IO_HDMII_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X5Y16    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y7     fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y19  IO_HDMII_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y129   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/spdif_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y131   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y113   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y114   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y135   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y136   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X1Y133   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_r_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X106Y109  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y109  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y109  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y109  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_de_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X111Y114  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_vblank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X109Y114  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X111Y113  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X111Y113  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/video_d1_reg[11]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X112Y116  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y103  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y106  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y100  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y100  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X106Y100  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X106Y84   fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X106Y100  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X107Y103  fmc_imageon_gs_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk
  To Clock:  video_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.932ns (20.013%)  route 3.725ns (79.987%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 11.647 - 6.730 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.646     5.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X45Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456     5.715 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           1.946     7.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X80Y57         LUT4 (Prop_lut4_I0_O)        0.150     7.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.011     8.822    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y57         LUT4 (Prop_lut4_I2_O)        0.326     9.148 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.767     9.916    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y12         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.575    11.647    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y12         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.285    11.932    
                         clock uncertainty           -0.035    11.897    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.454    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.932ns (20.565%)  route 3.600ns (79.435%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 11.651 - 6.730 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.646     5.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X45Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456     5.715 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           1.946     7.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X80Y57         LUT4 (Prop_lut4_I0_O)        0.150     7.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.016     8.827    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X54Y54         LUT4 (Prop_lut4_I2_O)        0.326     9.153 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.638     9.791    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X3Y10         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.579    11.651    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y10         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.285    11.936    
                         clock uncertainty           -0.035    11.901    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.458    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.786ns (55.278%)  route 2.254ns (44.722%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 11.779 - 6.730 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.901     5.514    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y109        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.456     5.970 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           0.833     6.803    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X54Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     6.927    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.440 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.440    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.659 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.592     8.250    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[4]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.077 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.077    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.390 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.829    10.220    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[11]
    SLICE_X57Y112        LUT3 (Prop_lut3_I1_O)        0.334    10.554 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[11]_i_1/O
                         net (fo=1, routed)           0.000    10.554    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[11]
    SLICE_X57Y112        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.707    11.779    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X57Y112        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]/C
                         clock pessimism              0.403    12.182    
                         clock uncertainty           -0.035    12.146    
    SLICE_X57Y112        FDCE (Setup_fdce_C_D)        0.075    12.221    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.561ns (51.707%)  route 2.392ns (48.293%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 11.779 - 6.730 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.901     5.514    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y109        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.456     5.970 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           0.833     6.803    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X54Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     6.927    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.535 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.583     8.118    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[3]
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     8.826 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.826    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_2_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.160 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.976    10.136    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[5]
    SLICE_X57Y112        LUT3 (Prop_lut3_I1_O)        0.331    10.467 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[5]_i_1/O
                         net (fo=1, routed)           0.000    10.467    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[5]
    SLICE_X57Y112        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.707    11.779    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X57Y112        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]/C
                         clock pessimism              0.403    12.182    
                         clock uncertainty           -0.035    12.146    
    SLICE_X57Y112        FDCE (Setup_fdce_C_D)        0.075    12.221    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.932ns (21.090%)  route 3.487ns (78.910%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 11.650 - 6.730 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.646     5.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X45Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456     5.715 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           1.946     7.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X80Y57         LUT4 (Prop_lut4_I0_O)        0.150     7.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[13]_i_1/O
                         net (fo=34, routed)          1.008     8.819    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X55Y57         LUT4 (Prop_lut4_I2_O)        0.326     9.145 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.533     9.678    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[13]
    RAMB36_X3Y11         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.578    11.650    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.285    11.935    
                         clock uncertainty           -0.035    11.900    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.457    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 2.770ns (58.299%)  route 1.981ns (41.701%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 11.778 - 6.730 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.901     5.514    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y109        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.456     5.970 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           0.833     6.803    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X54Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     6.927    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.440 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.440    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.659 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.592     8.250    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[4]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.077 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.077    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.411 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.557     9.968    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[9]
    SLICE_X57Y113        LUT3 (Prop_lut3_I1_O)        0.297    10.265 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[9]_i_1/O
                         net (fo=1, routed)           0.000    10.265    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[9]
    SLICE_X57Y113        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.706    11.778    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X57Y113        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]/C
                         clock pessimism              0.403    12.181    
                         clock uncertainty           -0.035    12.145    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)        0.075    12.220    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 2.578ns (55.640%)  route 2.055ns (44.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 11.610 - 6.730 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.823     5.436    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y11         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.890 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.055     9.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[2]
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.070 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[9]_i_1/O
                         net (fo=1, routed)           0.000    10.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mem[9]
    SLICE_X62Y57         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.539    11.610    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X62Y57         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                         clock pessimism              0.386    11.996    
                         clock uncertainty           -0.035    11.960    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.081    12.041    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.660ns (56.967%)  route 2.009ns (43.033%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 11.778 - 6.730 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.901     5.514    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y109        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.456     5.970 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/Q
                         net (fo=4, routed)           0.833     6.803    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X54Y111        LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gvalid_low.rd_dc_i[3]_i_11/O
                         net (fo=1, routed)           0.000     6.927    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/S[0]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.440 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.440    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[3]_i_3_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.659 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.592     8.250    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[4]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.077 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.077    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[7]_i_2_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.299 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.585     9.884    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp[8]
    SLICE_X57Y113        LUT3 (Prop_lut3_I1_O)        0.299    10.183 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i[8]_i_1/O
                         net (fo=1, routed)           0.000    10.183    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/p_0_in[8]
    SLICE_X57Y113        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.706    11.778    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X57Y113        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]/C
                         clock pessimism              0.403    12.181    
                         clock uncertainty           -0.035    12.145    
    SLICE_X57Y113        FDCE (Setup_fdce_C_D)        0.029    12.174    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.580ns (13.933%)  route 3.583ns (86.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 11.643 - 6.730 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.646     5.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X45Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.456     5.715 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           1.750     7.465    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X80Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.589 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=3, routed)           1.833     9.422    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
    RAMB36_X3Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.571    11.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.285    11.928    
                         clock uncertainty           -0.035    11.893    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.450    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.818ns (39.483%)  route 2.787ns (60.517%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.539 - 6.730 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.640     5.253    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X41Y68         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.456     5.709 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/Q
                         net (fo=9, routed)           1.269     6.977    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_56/O
                         net (fo=1, routed)           0.000     7.101    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_56_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.477 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.477    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_31_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.594    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.848 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_7/CO[0]
                         net (fo=1, routed)           0.840     8.688    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_7_n_3
    SLICE_X45Y66         LUT6 (Prop_lut6_I3_O)        0.367     9.055 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3/O
                         net (fo=20, routed)          0.678     9.733    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_3_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.124     9.857 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[12]_i_1/O
                         net (fo=1, routed)           0.000     9.857    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[12]_i_1_n_0
    SLICE_X41Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.468    11.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X41Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/C
                         clock pessimism              0.419    11.958    
                         clock uncertainty           -0.035    11.922    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.031    11.953    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.817%)  route 0.336ns (67.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.613     1.697    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y49         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDCE (Prop_fdce_C_Q)         0.164     1.861 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.336     2.196    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][3]
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.918     2.390    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.387     2.002    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.185    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.455%)  route 0.252ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.606     1.690    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X90Y54         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y54         FDRE (Prop_fdre_C_Q)         0.164     1.854 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[4]/Q
                         net (fo=1, routed)           0.252     2.105    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.918     2.390    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.642     1.748    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.044    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.467%)  route 0.326ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X82Y55         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.326     2.157    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.918     2.390    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y10         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.622     1.768    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.064    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.613     1.697    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y49         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.066     1.904    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_0[3]
    SLICE_X90Y49         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.882     2.353    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X90Y49         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.644     1.710    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.076     1.786    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.633     1.717    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y108        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.914    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X53Y108        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.905     2.376    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y108        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.659     1.717    
    SLICE_X53Y108        FDCE (Hold_fdce_C_D)         0.078     1.795    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.226ns (46.223%)  route 0.263ns (53.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.607     1.691    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X91Y50         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDCE (Prop_fdce_C_Q)         0.128     1.819 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=5, routed)           0.263     2.082    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[9]
    SLICE_X93Y49         LUT4 (Prop_lut4_I0_O)        0.098     2.180 r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/rd_pntr_bin[8]_i_1/O
                         net (fo=1, routed)           0.000     2.180    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst_n_3
    SLICE_X93Y49         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.883     2.354    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X93Y49         FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[8]/C
                         clock pessimism             -0.387     1.967    
    SLICE_X93Y49         FDCE (Hold_fdce_C_D)         0.092     2.059    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.633     1.717    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y108        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.914    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X53Y108        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.905     2.376    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y108        FDCE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.659     1.717    
    SLICE_X53Y108        FDCE (Hold_fdce_C_D)         0.076     1.793    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDCE (Prop_fdce_C_Q)         0.141     1.808 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.864    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X87Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.658     1.667    
    SLICE_X87Y56         FDCE (Hold_fdce_C_D)         0.076     1.743    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.578     1.662    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     1.803 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.859    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X65Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.847     2.318    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.657     1.662    
    SLICE_X65Y59         FDCE (Hold_fdce_C_D)         0.075     1.737    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y60         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X65Y60         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y60         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.657     1.661    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.075     1.736    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X4Y18   fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y10   fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y13   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y13   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y12   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y11   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X3Y12   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y11   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X3Y44   fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X86Y102  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y110  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y110  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y110  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y110  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X92Y107  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X90Y109  fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       17.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.498ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 1.609ns (17.403%)  route 7.636ns (82.597%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns = ( 33.820 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.426    16.740    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X104Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    33.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X104Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                         clock pessimism              0.623    34.442    
                         clock uncertainty           -0.035    34.407    
    SLICE_X104Y59        FDPE (Setup_fdpe_C_CE)      -0.169    34.238    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         34.238    
                         arrival time                         -16.740    
  -------------------------------------------------------------------
                         slack                                 17.498    

Slack (MET) :             17.652ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.609ns (17.767%)  route 7.447ns (82.233%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns = ( 33.820 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.237    16.550    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X105Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    33.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X105Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]/C
                         clock pessimism              0.623    34.442    
                         clock uncertainty           -0.035    34.407    
    SLICE_X105Y59        FDPE (Setup_fdpe_C_CE)      -0.205    34.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         34.202    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                 17.652    

Slack (MET) :             17.652ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.609ns (17.767%)  route 7.447ns (82.233%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns = ( 33.820 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.237    16.550    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X105Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    33.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X105Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]/C
                         clock pessimism              0.623    34.442    
                         clock uncertainty           -0.035    34.407    
    SLICE_X105Y59        FDPE (Setup_fdpe_C_CE)      -0.205    34.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         34.202    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                 17.652    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 1.609ns (18.086%)  route 7.287ns (81.914%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns = ( 33.820 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.077    16.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X105Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.822    33.820    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X105Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]/C
                         clock pessimism              0.623    34.442    
                         clock uncertainty           -0.035    34.407    
    SLICE_X105Y60        FDPE (Setup_fdpe_C_CE)      -0.205    34.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         34.202    
                         arrival time                         -16.390    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.823ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.609ns (18.109%)  route 7.276ns (81.891%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 33.821 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.066    16.379    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X103Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.823    33.821    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X103Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[6]/C
                         clock pessimism              0.623    34.443    
                         clock uncertainty           -0.035    34.408    
    SLICE_X103Y60        FDPE (Setup_fdpe_C_CE)      -0.205    34.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[6]
  -------------------------------------------------------------------
                         required time                         34.203    
                         arrival time                         -16.379    
  -------------------------------------------------------------------
                         slack                                 17.823    

Slack (MET) :             17.823ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.609ns (18.109%)  route 7.276ns (81.891%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 33.821 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.066    16.379    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X103Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.823    33.821    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X103Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]/C
                         clock pessimism              0.623    34.443    
                         clock uncertainty           -0.035    34.408    
    SLICE_X103Y60        FDPE (Setup_fdpe_C_CE)      -0.205    34.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[9]
  -------------------------------------------------------------------
                         required time                         34.203    
                         arrival time                         -16.379    
  -------------------------------------------------------------------
                         slack                                 17.823    

Slack (MET) :             17.859ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.609ns (18.109%)  route 7.276ns (81.891%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 33.821 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.505    13.813    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X108Y64        LUT6 (Prop_lut6_I4_O)        0.124    13.937 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0/O
                         net (fo=1, routed)           0.590    14.527    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_10__0_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I0_O)        0.124    14.651 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0/O
                         net (fo=1, routed)           0.538    15.189    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_5__0_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I4_O)        0.124    15.313 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_1__0/O
                         net (fo=16, routed)          1.066    16.379    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_1
    SLICE_X102Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.823    33.821    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X102Y60        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[7]/C
                         clock pessimism              0.623    34.443    
                         clock uncertainty           -0.035    34.408    
    SLICE_X102Y60        FDPE (Setup_fdpe_C_CE)      -0.169    34.239    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[7]
  -------------------------------------------------------------------
                         required time                         34.239    
                         arrival time                         -16.379    
  -------------------------------------------------------------------
                         slack                                 17.859    

Slack (MET) :             17.890ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 2.109ns (24.540%)  route 6.485ns (75.460%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 33.826 - 26.920 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk
    SLICE_X94Y59         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y59         FDPE (Prop_fdpe_C_Q)         0.518     8.083 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.373     9.456    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[0]
    SLICE_X93Y56         LUT3 (Prop_lut3_I0_O)        0.152     9.608 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__1/O
                         net (fo=10, routed)          1.172    10.780    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_15__1_n_0
    SLICE_X90Y55         LUT6 (Prop_lut6_I4_O)        0.326    11.106 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_25__1/O
                         net (fo=1, routed)           0.942    12.048    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/compare[0]_44[2]
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124    12.172 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_13__1/O
                         net (fo=1, routed)           0.000    12.172    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_SAMPLEINFIRSTBIT_i_i_13__1_n_0
    SLICE_X93Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.704 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_SAMPLEINFIRSTBIT_i_reg_i_5__1/CO[3]
                         net (fo=2, routed)           1.059    13.763    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]_0[0]
    SLICE_X98Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_6__1/O
                         net (fo=1, routed)           0.820    14.707    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_6__1_n_0
    SLICE_X98Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.831 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_3__1/O
                         net (fo=1, routed)           0.000    14.831    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_3__1_n_0
    SLICE_X98Y54         MUXF7 (Prop_muxf7_I0_O)      0.209    15.040 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]_i_1__1/O
                         net (fo=4, routed)           1.120    16.160    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X95Y51         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.828    33.826    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk
    SLICE_X95Y51         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.638    34.463    
                         clock uncertainty           -0.035    34.428    
    SLICE_X95Y51         FDCE (Setup_fdce_C_CE)      -0.378    34.050    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.050    
                         arrival time                         -16.160    
  -------------------------------------------------------------------
                         slack                                 17.890    

Slack (MET) :             17.943ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 1.609ns (18.487%)  route 7.095ns (81.513%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 33.759 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.453    13.762    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X110Y63        LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_8__0/O
                         net (fo=1, routed)           0.280    14.166    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_8__0_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124    14.290 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_4__0/O
                         net (fo=1, routed)           0.701    14.991    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_4__0_n_0
    SLICE_X111Y63        LUT4 (Prop_lut4_I3_O)        0.124    15.115 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_1__0/O
                         net (fo=11, routed)          1.083    16.198    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_0
    SLICE_X113Y58        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.761    33.759    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X113Y58        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[1]/C
                         clock pessimism              0.623    34.381    
                         clock uncertainty           -0.035    34.346    
    SLICE_X113Y58        FDPE (Setup_fdpe_C_CE)      -0.205    34.141    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[1]
  -------------------------------------------------------------------
                         required time                         34.141    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 17.943    

Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.609ns (18.463%)  route 7.106ns (81.537%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.838ns = ( 33.758 - 26.920 ) 
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.818     7.494    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk
    SLICE_X109Y63        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDCE (Prop_fdce_C_Q)         0.419     7.913 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA_reg[9]/Q
                         net (fo=9, routed)           1.620     9.533    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Q[9]
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.296     9.829 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/edge_init[8]_i_1__0/O
                         net (fo=2, routed)           0.958    10.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/D[8]
    SLICE_X110Y59        LUT6 (Prop_lut6_I2_O)        0.124    10.911 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0/O
                         net (fo=1, routed)           0.000    10.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[15]_i_22__0_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.309 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[15]_i_11__0/CO[3]
                         net (fo=22, routed)          2.453    13.762    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/neqOp
    SLICE_X110Y63        LUT6 (Prop_lut6_I1_O)        0.124    13.886 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_8__0/O
                         net (fo=1, routed)           0.280    14.166    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_8__0_n_0
    SLICE_X110Y63        LUT6 (Prop_lut6_I0_O)        0.124    14.290 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_4__0/O
                         net (fo=1, routed)           0.701    14.991    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_4__0_n_0
    SLICE_X111Y63        LUT4 (Prop_lut4_I3_O)        0.124    15.115 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount[10]_i_1__0/O
                         net (fo=11, routed)          1.094    16.209    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_0
    SLICE_X112Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.760    33.758    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk
    SLICE_X112Y59        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[2]/C
                         clock pessimism              0.623    34.380    
                         clock uncertainty           -0.035    34.345    
    SLICE_X112Y59        FDPE (Setup_fdpe_C_CE)      -0.169    34.176    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount_reg[2]
  -------------------------------------------------------------------
                         required time                         34.176    
                         arrival time                         -16.209    
  -------------------------------------------------------------------
                         slack                                 17.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.816%)  route 0.302ns (68.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     2.348    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk
    SLICE_X87Y63         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.141     2.489 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           0.302     2.791    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.360     3.225    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y13         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.383    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.264     2.301    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk
    SLICE_X107Y51        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141     2.442 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.498    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[9]
    SLICE_X107Y51        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.301     3.166    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk
    SLICE_X107Y51        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.865     2.301    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.078     2.379    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.254     2.291    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk
    SLICE_X111Y70        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     2.432 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.488    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_45[8]
    SLICE_X111Y70        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     3.154    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk
    SLICE_X111Y70        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.863     2.291    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.078     2.369    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.277     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk
    SLICE_X93Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_fdre_C_Q)         0.141     2.455 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.511    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_58[7]
    SLICE_X93Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk
    SLICE_X93Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.862     2.314    
    SLICE_X93Y75         FDRE (Hold_fdre_C_D)         0.078     2.392    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.314     2.351    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.141     2.492 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.867     2.351    
    SLICE_X87Y58         FDCE (Hold_fdce_C_D)         0.076     2.427    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.264     2.301    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk
    SLICE_X107Y51        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141     2.442 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.498    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[6]
    SLICE_X107Y51        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.301     3.166    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk
    SLICE_X107Y51        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.865     2.301    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.076     2.377    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.254     2.291    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk
    SLICE_X111Y70        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     2.432 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.488    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0]_45[3]
    SLICE_X111Y70        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.289     3.154    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk
    SLICE_X111Y70        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][3]/C
                         clock pessimism             -0.863     2.291    
    SLICE_X111Y70        FDRE (Hold_fdre_C_D)         0.076     2.367    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.277     2.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk
    SLICE_X93Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_fdre_C_Q)         0.141     2.455 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.511    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_58[5]
    SLICE_X93Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.311     3.176    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk
    SLICE_X93Y75         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][5]/C
                         clock pessimism             -0.862     2.314    
    SLICE_X93Y75         FDRE (Hold_fdre_C_D)         0.076     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.209ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.307     2.344    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk
    SLICE_X87Y69         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.141     2.485 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[35]/Q
                         net (fo=1, routed)           0.056     2.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/D[35]
    SLICE_X87Y69         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.344     3.209    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk
    SLICE_X87Y69         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[35]/C
                         clock pessimism             -0.865     2.344    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.076     2.420    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.285     2.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk
    SLICE_X91Y64         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.141     2.463 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           0.056     2.519    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/D[8]
    SLICE_X91Y64         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.322     3.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk
    SLICE_X91Y64         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]/C
                         clock pessimism             -0.865     2.322    
    SLICE_X91Y64         FDRE (Hold_fdre_C_D)         0.076     2.398    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y13  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y13  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y12  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y10  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X3Y12  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y28  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y24  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X66Y62  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X66Y62  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y63  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X66Y62  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X66Y62  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y68  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y68  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y70  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y70  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y70  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y70  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y70  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y70  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_ser_clk
  To Clock:  vita_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_ser_clk
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y56  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y56  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y55  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y55  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y66  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y66  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y58  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y58  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        9.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.915ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.653ns (23.135%)  route 2.170ns (76.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           2.170     6.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[3]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  9.915    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.653ns (24.027%)  route 2.065ns (75.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           2.065     5.975    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.058ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.653ns (24.372%)  route 2.026ns (75.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y85         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           2.026     5.937    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[9]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                 10.058    

Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.653ns (24.417%)  route 2.021ns (75.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.021     5.932    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 10.063    

Slack (MET) :             10.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.653ns (25.124%)  route 1.946ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           1.946     5.856    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[0]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                 10.138    

Slack (MET) :             10.195ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.653ns (25.687%)  route 1.889ns (74.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y85         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           1.889     5.800    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 10.195    

Slack (MET) :             10.196ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.653ns (25.702%)  route 1.888ns (74.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           1.888     5.798    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 10.196    

Slack (MET) :             10.202ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.653ns (25.754%)  route 1.883ns (74.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           1.883     5.793    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 10.202    

Slack (MET) :             10.273ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.653ns (26.565%)  route 1.805ns (73.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 16.552 - 13.460 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.808     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y84         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.908 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           1.805     5.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    16.552    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.759    
                         clock uncertainty           -0.035    16.724    
    RAMB18_X5Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    15.987    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 10.273    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.653ns (26.597%)  route 1.802ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y86         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.910 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           1.802     5.713    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.767    
                         clock uncertainty           -0.035    16.732    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    15.995    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 10.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.074    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.141     1.215 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.271    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/ISERDES_BITSLIP
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.337     1.074    
    SLICE_X111Y56        FDCE (Hold_fdce_C_D)         0.076     1.150    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.074    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.141     1.215 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.271    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_CE
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.337     1.074    
    SLICE_X111Y56        FDCE (Hold_fdce_C_D)         0.075     1.149    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.074    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.141     1.215 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.271    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_INC
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X111Y56        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.337     1.074    
    SLICE_X111Y56        FDCE (Hold_fdce_C_D)         0.071     1.145    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.706%)  route 0.159ns (49.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X102Y62        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y62        FDCE (Prop_fdce_C_Q)         0.164     1.261 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/Q
                         net (fo=1, routed)           0.159     1.420    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_WREN
    RAMB18_X5Y24         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.365     1.477    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y24         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.176    
    RAMB18_X5Y24         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.283    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.069    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X112Y66        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.164     1.233 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.056     1.289    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X112Y66        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.404    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X112Y66        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.335     1.069    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.060     1.129    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.100    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X101Y55        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.109     1.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/p_1_in
    SLICE_X100Y55        LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.395    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[0]_i_1__1_n_0
    SLICE_X100Y55        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.326     1.437    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X100Y55        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]/C
                         clock pessimism             -0.324     1.113    
    SLICE_X100Y55        FDCE (Hold_fdce_C_D)         0.121     1.234    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.069    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X112Y66        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.164     1.233 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.289    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/ISERDES_BITSLIP_reg
    SLICE_X112Y66        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.293     1.404    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X112Y66        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.335     1.069    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.053     1.122    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.250     1.061    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X111Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.141     1.202 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.102     1.304    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg_n_0_[0]
    SLICE_X112Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.395    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X112Y75        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.321     1.074    
    SLICE_X112Y75        FDCE (Hold_fdce_C_D)         0.053     1.127    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y65        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.141     1.211 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.113     1.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_CE_reg
    SLICE_X113Y65        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.405    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y65        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.335     1.070    
    SLICE_X113Y65        FDCE (Hold_fdce_C_D)         0.075     1.145    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.070    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y65        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.141     1.211 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.116     1.327    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_INC_reg
    SLICE_X113Y65        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.405    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y65        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.335     1.070    
    SLICE_X113Y65        FDCE (Hold_fdce_C_D)         0.071     1.141    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y20   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y28   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y24   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y30   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y32   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y56   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y66   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y58   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y84   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y86   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y50  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X105Y50  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X100Y55  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X100Y55  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X101Y58  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X101Y56  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X101Y56  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X101Y58  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[2]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X101Y56  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X101Y56  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X102Y62  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X113Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X113Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y66  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X112Y66  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X109Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X111Y66  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X107Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X111Y66  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X107Y65  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        9.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.518ns (36.560%)  route 0.899ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 16.564 - 13.460 ) 
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.888     3.335    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X98Y61         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDPE (Prop_fdpe_C_Q)         0.518     3.853 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.899     4.752    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y24         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.863    16.564    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y24         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.771    
                         clock uncertainty           -0.035    16.736    
    RAMB18_X5Y24         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.647ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.456ns (31.410%)  route 0.996ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 16.555 - 13.460 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812     3.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X106Y68        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDPE (Prop_fdpe_C_Q)         0.456     3.715 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.996     4.711    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y28         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.854    16.555    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.762    
                         clock uncertainty           -0.035    16.727    
    RAMB18_X5Y28         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.359    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  9.647    

Slack (MET) :             9.732ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.518ns (39.744%)  route 0.785ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 16.568 - 13.460 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X98Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.518     3.854 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.785     4.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y20         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.867    16.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y20         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.775    
                         clock uncertainty           -0.035    16.740    
    RAMB18_X5Y20         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.372    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  9.732    

Slack (MET) :             9.737ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.518ns (39.794%)  route 0.784ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 16.552 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.869     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X104Y73        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDPE (Prop_fdpe_C_Q)         0.518     3.834 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.784     4.618    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.851    16.552    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.759    
                         clock uncertainty           -0.035    16.724    
    RAMB18_X5Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  9.737    

Slack (MET) :             9.807ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.656%)  route 0.756ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 16.560 - 13.460 ) 
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874     3.321    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X90Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDPE (Prop_fdpe_C_Q)         0.518     3.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.756     4.595    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.859    16.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.806    
                         clock uncertainty           -0.035    16.771    
    RAMB18_X4Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.403    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  9.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.436%)  route 0.286ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.090    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X90Y77         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.254 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.286     1.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.360     1.472    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.322     1.149    
    RAMB18_X4Y32         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.560    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.142%)  route 0.316ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.098    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X98Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.262 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.316     1.578    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y20         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.368     1.480    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y20         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.179    
    RAMB18_X5Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.259%)  route 0.315ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.275     1.086    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X104Y73        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDPE (Prop_fdpe_C_Q)         0.164     1.250 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.315     1.564    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y30         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.352     1.464    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y30         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.163    
    RAMB18_X5Y30         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.574    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.670%)  route 0.354ns (68.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.098    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X98Y61         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDPE (Prop_fdpe_C_Q)         0.164     1.262 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.354     1.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y24         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.365     1.477    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y24         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.176    
    RAMB18_X5Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.587    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.070%)  route 0.445ns (75.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.067    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X106Y68        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDPE (Prop_fdpe_C_Q)         0.141     1.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.445     1.652    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y28         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.355     1.467    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.166    
    RAMB18_X5Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.577    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.456ns (16.589%)  route 2.293ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 15.654 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.293     5.682    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X37Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.476    15.654    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X37Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/C
                         clock pessimism              0.229    15.883    
                         clock uncertainty           -0.198    15.685    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    15.280    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.456ns (16.589%)  route 2.293ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 15.654 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.293     5.682    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X37Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.476    15.654    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X37Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/C
                         clock pessimism              0.229    15.883    
                         clock uncertainty           -0.198    15.685    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    15.280    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.456ns (16.589%)  route 2.293ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 15.654 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.293     5.682    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X37Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.476    15.654    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X37Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/C
                         clock pessimism              0.229    15.883    
                         clock uncertainty           -0.198    15.685    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    15.280    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.456ns (16.589%)  route 2.293ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 15.654 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.293     5.682    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X37Y61         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.476    15.654    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X37Y61         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/C
                         clock pessimism              0.229    15.883    
                         clock uncertainty           -0.198    15.685    
    SLICE_X37Y61         FDCE (Recov_fdce_C_CLR)     -0.405    15.280    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.705ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/SampleIn_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.456ns (17.283%)  route 2.182ns (82.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 15.651 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.182     5.571    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X40Y65         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/SampleIn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.473    15.651    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y65         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/SampleIn_reg/C
                         clock pessimism              0.229    15.880    
                         clock uncertainty           -0.198    15.682    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.277    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/SampleIn_reg
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  9.705    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.456ns (17.954%)  route 2.084ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 15.645 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.084     5.473    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X39Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.467    15.645    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X39Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/C
                         clock pessimism              0.229    15.874    
                         clock uncertainty           -0.198    15.676    
    SLICE_X39Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.271    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.456ns (17.954%)  route 2.084ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 15.645 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.084     5.473    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X39Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.467    15.645    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X39Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/C
                         clock pessimism              0.229    15.874    
                         clock uncertainty           -0.198    15.676    
    SLICE_X39Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.271    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.841ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_EN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.456ns (17.880%)  route 2.094ns (82.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 15.699 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.094     5.483    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X28Y62         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_EN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.521    15.699    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X28Y62         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_EN_reg/C
                         clock pessimism              0.229    15.928    
                         clock uncertainty           -0.198    15.730    
    SLICE_X28Y62         FDCE (Recov_fdce_C_CLR)     -0.405    15.325    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_EN_reg
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  9.841    

Slack (MET) :             9.877ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.456ns (18.467%)  route 2.013ns (81.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 15.653 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.013     5.402    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X37Y62         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.475    15.653    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X37Y62         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/C
                         clock pessimism              0.229    15.882    
                         clock uncertainty           -0.198    15.684    
    SLICE_X37Y62         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  9.877    

Slack (MET) :             9.877ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.456ns (18.467%)  route 2.013ns (81.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 15.653 - 12.999 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.639     2.933    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y70         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.013     5.402    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/D[0]
    SLICE_X37Y62         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        1.475    15.653    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X37Y62         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/C
                         clock pessimism              0.229    15.882    
                         clock uncertainty           -0.198    15.684    
    SLICE_X37Y62         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  9.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.421%)  route 0.127ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.543     0.879    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y74         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.043 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.169    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y74         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.808     1.174    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.396%)  route 0.155ns (48.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.545     0.881    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.045 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     1.200    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X34Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.810     1.176    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.895    
    SLICE_X34Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.396%)  route 0.155ns (48.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.545     0.881    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.045 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     1.200    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X34Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.810     1.176    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.895    
    SLICE_X34Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.396%)  route 0.155ns (48.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.545     0.881    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X34Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.045 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     1.200    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X34Y76         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4158, routed)        0.810     1.176    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y76         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.895    
    SLICE_X34Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.613ns (12.903%)  route 4.138ns (87.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 9.836 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.935     7.743    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y40          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.657     9.836    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y40          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.951    
                         clock uncertainty           -0.111     9.841    
    SLICE_X2Y40          FDPE (Recov_fdpe_C_PRE)     -0.592     9.249    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.613ns (12.903%)  route 4.138ns (87.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 9.836 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.935     7.743    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y40          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.657     9.836    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y40          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     9.951    
                         clock uncertainty           -0.111     9.841    
    SLICE_X2Y40          FDPE (Recov_fdpe_C_PRE)     -0.550     9.291    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.613ns (13.731%)  route 3.851ns (86.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 9.836 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.649     7.456    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y40          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.657     9.836    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y40          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     9.951    
                         clock uncertainty           -0.111     9.841    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.592     9.249    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.613ns (13.731%)  route 3.851ns (86.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 9.836 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.649     7.456    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y40          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.657     9.836    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y40          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     9.951    
                         clock uncertainty           -0.111     9.841    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.550     9.291    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.613ns (13.990%)  route 3.769ns (86.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 9.838 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.566     7.374    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y45          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.659     9.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y45          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.953    
                         clock uncertainty           -0.111     9.843    
    SLICE_X2Y45          FDPE (Recov_fdpe_C_PRE)     -0.592     9.251    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.251    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.613ns (13.990%)  route 3.769ns (86.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 9.838 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.566     7.374    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y45          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.659     9.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y45          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     9.953    
                         clock uncertainty           -0.111     9.843    
    SLICE_X3Y45          FDPE (Recov_fdpe_C_PRE)     -0.590     9.253    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.613ns (13.990%)  route 3.769ns (86.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 9.838 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.566     7.374    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y45          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.659     9.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y45          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     9.953    
                         clock uncertainty           -0.111     9.843    
    SLICE_X3Y45          FDPE (Recov_fdpe_C_PRE)     -0.590     9.253    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.613ns (13.990%)  route 3.769ns (86.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 9.838 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         2.566     7.374    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y45          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.659     9.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y45          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     9.953    
                         clock uncertainty           -0.111     9.843    
    SLICE_X2Y45          FDPE (Recov_fdpe_C_PRE)     -0.550     9.293    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.613ns (22.084%)  route 2.163ns (77.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.699 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         0.960     5.768    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.520     9.699    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.229     9.928    
                         clock uncertainty           -0.111     9.817    
    SLICE_X26Y58         FDPE (Recov_fdpe_C_PRE)     -0.592     9.225    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.613ns (22.084%)  route 2.163ns (77.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.699 - 7.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.698     2.992    fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y58         FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  fmc_imageon_gs_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.203     4.651    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.157     4.808 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=328, routed)         0.960     5.768    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y58         FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       1.520     9.699    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y58         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.229     9.928    
                         clock uncertainty           -0.111     9.817    
    SLICE_X26Y58         FDPE (Recov_fdpe_C_PRE)     -0.592     9.225    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  3.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.626     0.962    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.235    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X4Y47          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.895     1.261    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X4Y47          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.626     0.962    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.235    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X4Y47          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.895     1.261    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X4Y47          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.626     0.962    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.235    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X4Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.895     1.261    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X4Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.927    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.626     0.962    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.235    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X4Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.895     1.261    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X4Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.927    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.581%)  route 0.132ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.626     0.962    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.235    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X4Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.895     1.261    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.927    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.573     0.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y56         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.050 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.137     1.186    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X28Y56         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.844     1.210    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y56         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.573     0.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y56         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.050 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.137     1.186    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X28Y56         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.844     1.210    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y56         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.573     0.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y56         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.050 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.137     1.186    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X28Y56         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.844     1.210    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y56         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.573     0.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y56         FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.050 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.137     1.186    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X28Y56         FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.844     1.210    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y56         FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X28Y56         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.209%)  route 0.118ns (41.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.624     0.960    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y41          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDPE (Prop_fdpe_C_Q)         0.164     1.124 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.118     1.241    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y41          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    fmc_imageon_gs_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15984, routed)       0.894     1.260    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y41          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.976    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.909    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmii_clk
  To Clock:  hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.642ns (35.789%)  route 1.152ns (64.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 12.046 - 6.730 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.803     5.797    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y43        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     6.315 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.976    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X102Y43        LUT2 (Prop_lut2_I1_O)        0.124     7.100 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.491     7.590    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X102Y41        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.624    12.046    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y41        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.454    12.501    
                         clock uncertainty           -0.035    12.465    
    SLICE_X102Y41        FDPE (Recov_fdpe_C_PRE)     -0.361    12.104    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.642ns (35.789%)  route 1.152ns (64.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 12.046 - 6.730 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.803     5.797    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y43        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y43        FDRE (Prop_fdre_C_Q)         0.518     6.315 r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.976    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X102Y43        LUT2 (Prop_lut2_I1_O)        0.124     7.100 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.491     7.590    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X102Y41        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.624    12.046    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y41        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.454    12.501    
                         clock uncertainty           -0.035    12.465    
    SLICE_X102Y41        FDPE (Recov_fdpe_C_PRE)     -0.361    12.104    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.142%)  route 0.773ns (64.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 12.047 - 6.730 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.803     5.797    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDPE (Prop_fdpe_C_Q)         0.419     6.216 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.773     6.989    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X102Y44        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.625    12.047    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X102Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.457    12.505    
                         clock uncertainty           -0.035    12.469    
    SLICE_X102Y44        FDPE (Recov_fdpe_C_PRE)     -0.536    11.933    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 12.047 - 6.730 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.893    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.994 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.802     5.796    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y42        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDPE (Prop_fdpe_C_Q)         0.419     6.215 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.343     6.558    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X103Y43        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    D18                                               0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         1.308     8.038 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    10.331    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.422 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.625    12.047    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y43        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.454    12.502    
                         clock uncertainty           -0.035    12.466    
    SLICE_X103Y43        FDPE (Recov_fdpe_C_PRE)     -0.534    11.932    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.613     1.927    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y42        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDPE (Prop_fdpe_C_Q)         0.128     2.055 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     2.175    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X103Y43        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.884     2.595    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y43        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.651     1.944    
    SLICE_X103Y43        FDPE (Remov_fdpe_C_PRE)     -0.149     1.795    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.545%)  route 0.265ns (67.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.614     1.928    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDPE (Prop_fdpe_C_Q)         0.128     2.056 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.265     2.322    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X102Y44        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.884     2.595    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X102Y44        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.654     1.941    
    SLICE_X102Y44        FDPE (Remov_fdpe_C_PRE)     -0.125     1.816    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.758%)  route 0.282ns (60.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.614     1.928    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y43        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDPE (Prop_fdpe_C_Q)         0.141     2.069 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     2.178    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X102Y43        LUT2 (Prop_lut2_I0_O)        0.045     2.223 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     2.396    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X102Y41        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.883     2.594    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y41        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.651     1.943    
    SLICE_X102Y41        FDPE (Remov_fdpe_C_PRE)     -0.071     1.872    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.758%)  route 0.282ns (60.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.289    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.315 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.614     1.928    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y43        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDPE (Prop_fdpe_C_Q)         0.141     2.069 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     2.178    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X102Y43        LUT2 (Prop_lut2_I0_O)        0.045     2.223 f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     2.396    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X102Y41        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    D18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.682    IO_HDMII_clk_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.711 r  IO_HDMII_clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.883     2.594    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y41        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.651     1.943    
    SLICE_X102Y41        FDPE (Remov_fdpe_C_PRE)     -0.071     1.872    fmc_imageon_gs_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  video_clk
  To Clock:  video_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.456ns (10.324%)  route 3.961ns (89.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.539 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.961     9.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.468    11.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/C
                         clock pessimism              0.285    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X42Y70         FDCE (Recov_fdce_C_CLR)     -0.319    11.470    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.456ns (10.324%)  route 3.961ns (89.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.539 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.961     9.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.468    11.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/C
                         clock pessimism              0.285    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X42Y70         FDCE (Recov_fdce_C_CLR)     -0.319    11.470    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.456ns (10.324%)  route 3.961ns (89.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.539 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.961     9.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.468    11.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.285    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X42Y70         FDCE (Recov_fdce_C_CLR)     -0.319    11.470    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.456ns (10.324%)  route 3.961ns (89.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 11.539 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.961     9.945    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.468    11.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/C
                         clock pessimism              0.285    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X42Y70         FDCE (Recov_fdce_C_CLR)     -0.319    11.470    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.456ns (11.101%)  route 3.652ns (88.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 11.538 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.652     9.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X44Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.467    11.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X44Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism              0.285    11.823    
                         clock uncertainty           -0.035    11.788    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    11.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.383    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.456ns (11.101%)  route 3.652ns (88.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 11.538 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.652     9.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X44Y70         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.467    11.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X44Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/C
                         clock pessimism              0.285    11.823    
                         clock uncertainty           -0.035    11.788    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    11.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]
  -------------------------------------------------------------------
                         required time                         11.383    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.902%)  route 3.727ns (89.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 11.548 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.727     9.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.477    11.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]/C
                         clock pessimism              0.285    11.833    
                         clock uncertainty           -0.035    11.798    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.319    11.479    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.902%)  route 3.727ns (89.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 11.548 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.727     9.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.477    11.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]/C
                         clock pessimism              0.285    11.833    
                         clock uncertainty           -0.035    11.798    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.319    11.479    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.902%)  route 3.727ns (89.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 11.548 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.727     9.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.477    11.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                         clock pessimism              0.285    11.833    
                         clock uncertainty           -0.035    11.798    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.319    11.479    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/CLR
                            (recovery check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (video_clk rise@6.730ns - video_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.902%)  route 3.727ns (89.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 11.548 - 6.730 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.915     5.528    fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X87Y100        FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  fmc_imageon_gs_i/rst_processing_system7_0_148_5M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=72, routed)          3.727     9.710    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X42Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.477    11.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X42Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]/C
                         clock pessimism              0.285    11.833    
                         clock uncertainty           -0.035    11.798    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.319    11.479    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  1.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.442%)  route 0.176ns (55.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.176     1.984    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X86Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.622     1.703    
    SLICE_X86Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.442%)  route 0.176ns (55.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.176     1.984    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X86Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.622     1.703    
    SLICE_X86Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.442%)  route 0.176ns (55.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.176     1.984    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/C
                         clock pessimism             -0.622     1.703    
    SLICE_X86Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.442%)  route 0.176ns (55.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.176     1.984    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.622     1.703    
    SLICE_X86Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.442%)  route 0.176ns (55.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.176     1.984    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X86Y56         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.324    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y56         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.622     1.703    
    SLICE_X86Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.143     1.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X85Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.851     2.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
                         clock pessimism             -0.641     1.682    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.143     1.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X85Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.851     2.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/C
                         clock pessimism             -0.641     1.682    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.143     1.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X85Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.851     2.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.641     1.682    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.143     1.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X85Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.851     2.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.641     1.682    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/CLR
                            (removal check against rising-edge clock video_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk rise@0.000ns - video_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y56         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.808 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=31, routed)          0.143     1.950    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X85Y57         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock video_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.851     2.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y57         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
                         clock pessimism             -0.641     1.682    
    SLICE_X85Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.590    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       24.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.606ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.903%)  route 1.297ns (69.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 33.905 - 26.920 ) 
    Source Clock Delay      (SCD):    7.648ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.972     7.648    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y62         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456     8.104 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.762    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.886 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.639     9.525    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X62Y60         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.907    33.905    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.623    34.527    
                         clock uncertainty           -0.035    34.492    
    SLICE_X62Y60         FDPE (Recov_fdpe_C_PRE)     -0.361    34.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.131    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 24.606    

Slack (MET) :             24.606ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.903%)  route 1.297ns (69.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 33.905 - 26.920 ) 
    Source Clock Delay      (SCD):    7.648ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.972     7.648    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y62         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456     8.104 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     8.762    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X64Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.886 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.639     9.525    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X62Y60         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.907    33.905    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.623    34.527    
                         clock uncertainty           -0.035    34.492    
    SLICE_X62Y60         FDPE (Recov_fdpe_C_PRE)     -0.361    34.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.131    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 24.606    

Slack (MET) :             24.656ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.456ns (24.950%)  route 1.372ns (75.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 33.896 - 26.920 ) 
    Source Clock Delay      (SCD):    7.640ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.964     7.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk
    SLICE_X63Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     8.096 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.372     9.468    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y61         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.896    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y61         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    34.518    
                         clock uncertainty           -0.035    34.483    
    SLICE_X87Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    34.124    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.124    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 24.656    

Slack (MET) :             24.656ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.456ns (24.950%)  route 1.372ns (75.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.976ns = ( 33.896 - 26.920 ) 
    Source Clock Delay      (SCD):    7.640ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.964     7.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk
    SLICE_X63Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     8.096 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.372     9.468    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y61         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.898    33.896    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y61         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    34.518    
                         clock uncertainty           -0.035    34.483    
    SLICE_X87Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    34.124    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.124    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 24.656    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.456ns (26.689%)  route 1.253ns (73.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.965     7.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.456     8.097 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.253     9.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X87Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.640    34.537    
                         clock uncertainty           -0.035    34.502    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405    34.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 24.747    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.456ns (26.689%)  route 1.253ns (73.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.965     7.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.456     8.097 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.253     9.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X87Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.640    34.537    
                         clock uncertainty           -0.035    34.502    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405    34.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 24.747    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.456ns (26.689%)  route 1.253ns (73.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.965     7.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.456     8.097 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.253     9.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X87Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.640    34.537    
                         clock uncertainty           -0.035    34.502    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405    34.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 24.747    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.456ns (26.689%)  route 1.253ns (73.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.965     7.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.456     8.097 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.253     9.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X87Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.640    34.537    
                         clock uncertainty           -0.035    34.502    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405    34.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 24.747    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.456ns (26.689%)  route 1.253ns (73.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.965     7.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.456     8.097 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.253     9.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X87Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.640    34.537    
                         clock uncertainty           -0.035    34.502    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405    34.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 24.747    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.456ns (26.689%)  route 1.253ns (73.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 33.898 - 26.920 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.965     7.641    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.456     8.097 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.253     9.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X87Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.900    33.898    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X87Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.640    34.537    
                         clock uncertainty           -0.035    34.502    
    SLICE_X87Y58         FDCE (Recov_fdce_C_CLR)     -0.405    34.097    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 24.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.188     2.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.188     2.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.188     2.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.188     2.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y59         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y59         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.196     2.687    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.196     2.687    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.196     2.687    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.196     2.687    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.196     2.687    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.313     2.350    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y60         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     2.491 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.196     2.687    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y58         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2023, routed)        0.353     3.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y58         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.851     2.367    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.387    





