$date
	Sun Oct 23 01:15:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#419807
b100 !
1"
#419810
b100 &
b100 %
1$
#419811
0"
#419814
b10 &
b10 %
#419818
b1 &
b1 %
1#
#419822
b0 &
0#
b0 %
0$
#1393391
b10001 !
1"
#1393394
b10001 &
b10001 %
1$
#1393395
0"
#1393398
b110100 &
b110100 %
#1393402
b11010 &
b11010 %
#1393406
b1101 &
b1101 %
#1393410
b101000 &
b101000 %
#1393414
b10100 &
b10100 %
#1393418
b1010 &
b1010 %
#1393422
b101 &
b101 %
#1393426
b10000 &
b10000 %
#1393430
b1000 &
b1000 %
#1393434
b100 &
b100 %
#1393438
b10 &
b10 %
#1393442
b1 &
b1 %
1#
#1393446
b0 &
0#
b0 %
0$
#2412868
1"
#2412870
b10001 &
b10001 %
1$
#2412871
0"
#2412874
b110100 &
b110100 %
#2412878
b11010 &
b11010 %
#2412882
b1101 &
b1101 %
#2412886
b101000 &
b101000 %
#2412890
b10100 &
b10100 %
#2412894
b1010 &
b1010 %
#2412898
b101 &
b101 %
#2412902
b10000 &
b10000 %
#2412906
b1000 &
b1000 %
#2412910
b100 &
b100 %
#2412914
b10 &
b10 %
#2412918
b1 &
1#
b1 %
#2412922
b0 &
b0 %
0#
0$
#4500012
