module module_0 (
    output id_1,
    input [id_1 : id_1] id_2,
    output logic id_3
);
  logic [id_3 : 1 'b0] id_4;
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1),
      .id_4(id_3)
  );
endmodule
