Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Verilog programs/array4x4/array4x4_test_isim_beh.exe -prj E:/Verilog programs/array4x4/array4x4_test_beh.prj work.array4x4_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Verilog programs/array4x4/array4x4.v" into library work
Analyzing Verilog file "E:/Verilog programs/array4x4/array4x4_test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 158376 KB
Fuse CPU Usage: 280 ms
Compiling module fulladder
Compiling module array4x4
Compiling module array4x4_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/Verilog programs/array4x4/array4x4_test_isim_beh.exe
Fuse Memory Usage: 162824 KB
Fuse CPU Usage: 296 ms
