Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 16 13:47:03 2022
| Host         : DESKTOP-K1EJB1R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file boardModule_timing_summary_routed.rpt -pb boardModule_timing_summary_routed.pb -rpx boardModule_timing_summary_routed.rpx -warn_on_violation
| Design       : boardModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    128         
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (692)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: pulsey/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: pulsey/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: pulsey/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (692)
--------------------------------------------------
 There are 692 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.261        0.000                      0                  105        0.038        0.000                      0                  105        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.261        0.000                      0                  105        0.038        0.000                      0                  105        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 pulsey/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.076ns (29.312%)  route 2.595ns (70.688%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.554     5.075    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.456     5.531 f  pulsey/CNT_reg[24]/Q
                         net (fo=3, routed)           0.837     6.368    pulsey/CNT_reg_n_1_[24]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.492 f  pulsey/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.303     6.795    pulsey/FSM_sequential_state[2]_i_8_n_1
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  pulsey/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.572     7.491    pulsey/FSM_sequential_state[2]_i_7_n_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.615 f  pulsey/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.447     8.061    pulsey/FSM_sequential_state[2]_i_4_n_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  pulsey/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.436     8.622    pulsey/cnt_zero__26
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.746 r  pulsey/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.746    pulsey/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDCE (Setup_fdce_C_D)        0.077    15.007    pulsey/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 pulsey/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.068ns (29.158%)  route 2.595ns (70.842%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.554     5.075    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.456     5.531 r  pulsey/CNT_reg[24]/Q
                         net (fo=3, routed)           0.837     6.368    pulsey/CNT_reg_n_1_[24]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.492 r  pulsey/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.303     6.795    pulsey/FSM_sequential_state[2]_i_8_n_1
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.919 r  pulsey/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.572     7.491    pulsey/FSM_sequential_state[2]_i_7_n_1
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  pulsey/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.447     8.061    pulsey/FSM_sequential_state[2]_i_4_n_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.185 f  pulsey/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.436     8.622    pulsey/cnt_zero__26
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.116     8.738 r  pulsey/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.738    pulsey/nextstate[2]
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444    14.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDCE (Setup_fdce_C_D)        0.118    15.048    pulsey/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.773ns (26.408%)  route 2.154ns (73.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.295     6.744 r  pulsey/CNT[27]_i_1/O
                         net (fo=28, routed)          1.269     8.012    pulsey/CNT[27]_i_1_n_1
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    pulsey/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.773ns (26.408%)  route 2.154ns (73.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.295     6.744 r  pulsey/CNT[27]_i_1/O
                         net (fo=28, routed)          1.269     8.012    pulsey/CNT[27]_i_1_n_1
    SLICE_X33Y51         FDSE                                         r  pulsey/CNT_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDSE                                         r  pulsey/CNT_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDSE (Setup_fdse_C_S)       -0.429    14.492    pulsey/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.773ns (26.408%)  route 2.154ns (73.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.295     6.744 r  pulsey/CNT[27]_i_1/O
                         net (fo=28, routed)          1.269     8.012    pulsey/CNT[27]_i_1_n_1
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    pulsey/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.802ns (28.514%)  route 2.011ns (71.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  pulsey/CNT[27]_i_2/O
                         net (fo=28, routed)          1.125     7.898    pulsey/CNT
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_CE)      -0.412    14.509    pulsey/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.802ns (28.514%)  route 2.011ns (71.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  pulsey/CNT[27]_i_2/O
                         net (fo=28, routed)          1.125     7.898    pulsey/CNT
    SLICE_X33Y51         FDSE                                         r  pulsey/CNT_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDSE                                         r  pulsey/CNT_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDSE (Setup_fdse_C_CE)      -0.412    14.509    pulsey/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.802ns (28.514%)  route 2.011ns (71.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT3 (Prop_lut3_I2_O)        0.324     6.773 r  pulsey/CNT[27]_i_2/O
                         net (fo=28, routed)          1.125     7.898    pulsey/CNT
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y51         FDRE (Setup_fdre_C_CE)      -0.412    14.509    pulsey/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.773ns (27.753%)  route 2.012ns (72.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.295     6.744 r  pulsey/CNT[27]_i_1/O
                         net (fo=28, routed)          1.127     7.871    pulsey/CNT[27]_i_1_n_1
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDSE (Setup_fdse_C_S)       -0.429    14.492    pulsey/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 pulsey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.773ns (27.753%)  route 2.012ns (72.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     5.085    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  pulsey/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.885     6.449    pulsey/state[2]
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.295     6.744 r  pulsey/CNT[27]_i_1/O
                         net (fo=28, routed)          1.127     7.871    pulsey/CNT[27]_i_1_n_1
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDSE (Setup_fdse_C_S)       -0.429    14.492    pulsey/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  6.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.857 r  pulsey/CNT0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.857    pulsey/in4[21]
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    pulsey/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.868 r  pulsey/CNT0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.868    pulsey/in4[23]
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    pulsey/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.893 r  pulsey/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.893    pulsey/in4[22]
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    pulsey/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.893 r  pulsey/CNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.893    pulsey/in4[24]
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  pulsey/CNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    pulsey/CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.381ns (84.913%)  route 0.068ns (15.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.842 r  pulsey/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.842    pulsey/CNT0_carry__4_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.896 r  pulsey/CNT0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.896    pulsey/in4[25]
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    pulsey/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.392ns (85.274%)  route 0.068ns (14.726%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.842 r  pulsey/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.842    pulsey/CNT0_carry__4_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.907 r  pulsey/CNT0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.907    pulsey/in4[27]
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  pulsey/CNT_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    pulsey/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.417ns (86.033%)  route 0.068ns (13.967%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y49         FDSE                                         r  pulsey/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[18]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[18]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.802 r  pulsey/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.803    pulsey/CNT0_carry__3_n_1
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.842 r  pulsey/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.842    pulsey/CNT0_carry__4_n_1
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.932 r  pulsey/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.932    pulsey/in4[26]
    SLICE_X33Y51         FDSE                                         r  pulsey/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X33Y51         FDSE                                         r  pulsey/CNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDSE (Hold_fdse_C_D)         0.105     1.819    pulsey/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    pulsey/clk_IBUF_BUFG
    SLICE_X33Y48         FDSE                                         r  pulsey/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  pulsey/CNT_reg[13]/Q
                         net (fo=3, routed)           0.067     1.655    pulsey/CNT_reg_n_1_[13]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.779 r  pulsey/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.779    pulsey/in4[14]
    SLICE_X33Y48         FDSE                                         r  pulsey/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    pulsey/clk_IBUF_BUFG
    SLICE_X33Y48         FDSE                                         r  pulsey/CNT_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDSE (Hold_fdse_C_D)         0.105     1.552    pulsey/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    pulsey/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  pulsey/CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pulsey/CNT_reg[3]/Q
                         net (fo=3, routed)           0.067     1.654    pulsey/CNT_reg_n_1_[3]
    SLICE_X33Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.781 r  pulsey/CNT0_carry/O[3]
                         net (fo=1, routed)           0.000     1.781    pulsey/in4[4]
    SLICE_X33Y45         FDRE                                         r  pulsey/CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    pulsey/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  pulsey/CNT_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    pulsey/CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pulsey/CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsey/CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    pulsey/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  pulsey/CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  pulsey/CNT_reg[5]/Q
                         net (fo=3, routed)           0.078     1.665    pulsey/CNT_reg_n_1_[5]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  pulsey/CNT0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.789    pulsey/in4[6]
    SLICE_X33Y46         FDRE                                         r  pulsey/CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    pulsey/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  pulsey/CNT_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    pulsey/CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   display/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   display/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   display/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   display/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   display/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   display/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   display/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   display/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   display/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   display/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   display/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           700 Endpoints
Min Delay           700 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.171ns  (logic 6.255ns (26.996%)  route 16.916ns (73.004%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016    17.151    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.153    17.304 r  mips/mips/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.156    19.460    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    23.171 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.171    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.089ns  (logic 6.035ns (26.137%)  route 17.054ns (73.863%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016    17.151    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124    17.275 r  mips/mips/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.294    19.569    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.089 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.089    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.799ns  (logic 6.280ns (27.546%)  route 16.519ns (72.454%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.624    16.759    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.150    16.909 r  mips/mips/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151    19.060    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    22.799 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.799    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.790ns  (logic 6.276ns (27.537%)  route 16.515ns (72.463%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.621    16.756    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.150    16.906 r  mips/mips/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.150    19.056    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    22.790 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.790    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.681ns  (logic 6.046ns (26.659%)  route 16.634ns (73.341%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.343    16.478    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124    16.602 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.548    19.149    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    22.681 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.681    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.379ns  (logic 6.051ns (27.037%)  route 16.328ns (72.963%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.621    16.756    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124    16.880 r  mips/mips/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.964    18.843    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.379 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.379    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.366ns  (logic 6.044ns (27.024%)  route 16.322ns (72.976%))
  Logic Levels:           12  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.275 r  mips/mips/dp/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           1.450    12.726    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[3]
    SLICE_X54Y34         LUT6 (Prop_lut6_I4_O)        0.302    13.028 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21/O
                         net (fo=1, routed)           0.593    13.621    mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_21_n_1
    SLICE_X54Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.745 r  mips/mips/dp/pcreg/RAM_reg_0_63_0_0_i_6/O
                         net (fo=35, routed)          2.267    16.011    mips/mips/dp/pcreg/q_reg[2]_5
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.135 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.624    16.759    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124    16.883 r  mips/mips/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.954    18.837    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.366 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.366    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/mips/dp/pcreg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.908ns  (logic 4.300ns (20.567%)  route 16.608ns (79.433%))
  Logic Levels:           21  (CARRY4=9 FDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  mips/mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.150    mips/mips/dp/alu/result0_carry__0_n_1
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.264 r  mips/mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.264    mips/mips/dp/alu/result0_carry__1_n_1
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  mips/mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    mips/mips/dp/alu/result0_carry__2_n_1
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  mips/mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.492    mips/mips/dp/alu/result0_carry__3_n_1
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  mips/mips/dp/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.606    mips/mips/dp/alu/result0_carry__4_n_1
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  mips/mips/dp/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.720    mips/mips/dp/alu/result0_carry__5_n_1
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.054 f  mips/mips/dp/alu/result0_carry__6/O[1]
                         net (fo=1, routed)           1.609    13.663    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[26]
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.303    13.966 f  mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.877    14.843    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_19_n_1
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.967 f  mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.807    15.774    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_11_n_1
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.119    15.893 r  mips/mips/dp/pcreg/y_carry_i_17/O
                         net (fo=1, routed)           0.651    16.544    mips/mips/dp/pcreg/y_carry_i_17_n_1
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.332    16.876 r  mips/mips/dp/pcreg/y_carry_i_10/O
                         net (fo=6, routed)           1.161    18.037    mips/mips/dp/pcreg/y_carry_i_10_n_1
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124    18.161 r  mips/mips/dp/pcreg/y_carry_i_2/O
                         net (fo=1, routed)           0.000    18.161    mips/mips/dp/pcadd2/S[2]
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.409 r  mips/mips/dp/pcadd2/y_carry/O[3]
                         net (fo=1, routed)           0.994    19.402    mips/mips/dp/pcreg/y[3]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.306    19.708 r  mips/mips/dp/pcreg/q[4]_i_2/O
                         net (fo=1, routed)           0.484    20.192    mips/mips/dp/pcreg/q[4]_i_2_n_1
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.124    20.316 r  mips/mips/dp/pcreg/q[4]_i_1/O
                         net (fo=1, routed)           0.591    20.908    mips/mips/dp/pcreg/q[4]_i_1_n_1
    SLICE_X62Y43         FDCE                                         r  mips/mips/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/mips/dp/pcreg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.830ns  (logic 4.778ns (22.938%)  route 16.052ns (77.062%))
  Logic Levels:           22  (CARRY4=10 FDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  mips/mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.150    mips/mips/dp/alu/result0_carry__0_n_1
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.264 r  mips/mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.264    mips/mips/dp/alu/result0_carry__1_n_1
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  mips/mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    mips/mips/dp/alu/result0_carry__2_n_1
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  mips/mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.492    mips/mips/dp/alu/result0_carry__3_n_1
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  mips/mips/dp/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.606    mips/mips/dp/alu/result0_carry__4_n_1
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  mips/mips/dp/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.720    mips/mips/dp/alu/result0_carry__5_n_1
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.054 f  mips/mips/dp/alu/result0_carry__6/O[1]
                         net (fo=1, routed)           1.609    13.663    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[26]
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.303    13.966 f  mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.877    14.843    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_19_n_1
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.967 f  mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.807    15.774    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_11_n_1
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.119    15.893 r  mips/mips/dp/pcreg/y_carry_i_17/O
                         net (fo=1, routed)           0.651    16.544    mips/mips/dp/pcreg/y_carry_i_17_n_1
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.332    16.876 r  mips/mips/dp/pcreg/y_carry_i_10/O
                         net (fo=6, routed)           1.161    18.037    mips/mips/dp/pcreg/y_carry_i_10_n_1
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124    18.161 r  mips/mips/dp/pcreg/y_carry_i_2/O
                         net (fo=1, routed)           0.000    18.161    mips/mips/dp/pcadd2/S[2]
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.562 r  mips/mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    18.562    mips/mips/dp/pcadd2/y_carry_n_1
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.896 r  mips/mips/dp/pcadd2/y_carry__0/O[1]
                         net (fo=1, routed)           0.647    19.542    mips/mips/dp/pcreg/y[5]
    SLICE_X62Y41         LUT6 (Prop_lut6_I5_O)        0.303    19.845 r  mips/mips/dp/pcreg/q[6]_i_2/O
                         net (fo=1, routed)           0.484    20.329    mips/mips/dp/pcreg/q[6]_i_2_n_1
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.118    20.447 r  mips/mips/dp/pcreg/q[6]_i_1/O
                         net (fo=1, routed)           0.382    20.830    mips/mips/dp/pcreg/q[6]_i_1_n_1
    SLICE_X62Y41         FDCE                                         r  mips/mips/dp/pcreg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/mips/dp/pcreg/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.624ns  (logic 4.688ns (22.731%)  route 15.936ns (77.269%))
  Logic Levels:           22  (CARRY4=10 FDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         4.105     4.561    mips/mips/dp/pcreg/pc[2]
    SLICE_X53Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.685 r  mips/mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          2.032     6.717    mips/mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X60Y38         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.869 r  mips/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.660     7.529    mips/mips/dp/pcreg/rd20[2]
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.348     7.877 r  mips/mips/dp/pcreg/result0_carry_i_11/O
                         net (fo=7, routed)           2.637    10.514    mips/mips/dp/pcreg/srcb[2]
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.638 r  mips/mips/dp/pcreg/result0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.638    mips/mips/dp/alu/S[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.036 r  mips/mips/dp/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.036    mips/mips/dp/alu/result0_carry_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.150 r  mips/mips/dp/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.150    mips/mips/dp/alu/result0_carry__0_n_1
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.264 r  mips/mips/dp/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.264    mips/mips/dp/alu/result0_carry__1_n_1
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.378 r  mips/mips/dp/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    mips/mips/dp/alu/result0_carry__2_n_1
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  mips/mips/dp/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.492    mips/mips/dp/alu/result0_carry__3_n_1
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  mips/mips/dp/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.606    mips/mips/dp/alu/result0_carry__4_n_1
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  mips/mips/dp/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.720    mips/mips/dp/alu/result0_carry__5_n_1
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.054 f  mips/mips/dp/alu/result0_carry__6/O[1]
                         net (fo=1, routed)           1.609    13.663    mips/mips/dp/pcreg/rf_reg_r1_0_31_30_31__0_i_2_0[26]
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.303    13.966 f  mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.877    14.843    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_19_n_1
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.967 f  mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.807    15.774    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_11_n_1
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.119    15.893 r  mips/mips/dp/pcreg/y_carry_i_17/O
                         net (fo=1, routed)           0.651    16.544    mips/mips/dp/pcreg/y_carry_i_17_n_1
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.332    16.876 r  mips/mips/dp/pcreg/y_carry_i_10/O
                         net (fo=6, routed)           1.161    18.037    mips/mips/dp/pcreg/y_carry_i_10_n_1
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124    18.161 r  mips/mips/dp/pcreg/y_carry_i_2/O
                         net (fo=1, routed)           0.000    18.161    mips/mips/dp/pcadd2/S[2]
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.562 r  mips/mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    18.562    mips/mips/dp/pcadd2/y_carry_n_1
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.801 r  mips/mips/dp/pcadd2/y_carry__0/O[2]
                         net (fo=1, routed)           0.723    19.523    mips/mips/dp/pcreg/y[6]
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.302    19.825 r  mips/mips/dp/pcreg/q[7]_i_3/O
                         net (fo=1, routed)           0.674    20.500    mips/mips/dp/pcreg/q[7]_i_3_n_1
    SLICE_X62Y37         LUT3 (Prop_lut3_I2_O)        0.124    20.624 r  mips/mips/dp/pcreg/q[7]_i_1/O
                         net (fo=1, routed)           0.000    20.624    mips/mips/dp/pcreg/q[7]_i_1_n_1
    SLICE_X62Y37         FDCE                                         r  mips/mips/dp/pcreg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/mips/dp/pcreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[0]/C
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/mips/dp/pcreg/q_reg[0]/Q
                         net (fo=2, routed)           0.237     0.378    mips/mips/dp/pcreg/pc[0]
    SLICE_X62Y37         LUT4 (Prop_lut4_I0_O)        0.045     0.423 r  mips/mips/dp/pcreg/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.423    mips/mips/dp/pcreg/q[0]_i_1_n_1
    SLICE_X62Y37         FDCE                                         r  mips/mips/dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dmem/RAM_reg_0_63_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.349%)  route 0.243ns (56.651%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[6]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/mips/dp/pcreg/q_reg[6]/Q
                         net (fo=136, routed)         0.187     0.328    mips/mips/dp/pcreg/pc[6]
    SLICE_X61Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  mips/mips/dp/pcreg/RAM_reg_0_63_2_2_i_1/O
                         net (fo=1, routed)           0.056     0.429    mips/dmem/RAM_reg_0_63_2_2/D
    SLICE_X60Y41         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dmem/RAM_reg_0_63_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.379%)  route 0.340ns (64.621%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[5]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=136, routed)         0.284     0.425    mips/mips/dp/pcreg/pc[5]
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.470 r  mips/mips/dp/pcreg/RAM_reg_0_63_1_1_i_1/O
                         net (fo=1, routed)           0.056     0.526    mips/dmem/RAM_reg_0_63_1_1/D
    SLICE_X60Y39         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dmem/RAM_reg_0_63_1_1/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            mips/mips/dp/pcreg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.431ns (77.189%)  route 0.127ns (22.811%))
  Logic Levels:           2  (LUT4=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         RAMS64E                      0.000     0.000 r  mips/dmem/RAM_reg_0_63_1_1/SP/CLK
    SLICE_X60Y39         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  mips/dmem/RAM_reg_0_63_1_1/SP/O
                         net (fo=2, routed)           0.127     0.513    mips/mips/dp/pcreg/rf_reg_r1_0_31_24_29[1]
    SLICE_X62Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.558 r  mips/mips/dp/pcreg/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.558    mips/mips/dp/pcreg/q[1]_i_1_n_1
    SLICE_X62Y38         FDCE                                         r  mips/mips/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dmem/RAM_reg_0_63_29_29/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.146%)  route 0.375ns (66.854%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[6]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/mips/dp/pcreg/q_reg[6]/Q
                         net (fo=136, routed)         0.188     0.329    mips/mips/dp/pcreg/pc[6]
    SLICE_X61Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.374 r  mips/mips/dp/pcreg/RAM_reg_0_63_29_29_i_1/O
                         net (fo=1, routed)           0.187     0.561    mips/dmem/RAM_reg_0_63_29_29/D
    SLICE_X60Y41         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_29_29/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/mips/dp/pcreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.232ns (41.134%)  route 0.332ns (58.866%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[2]/C
    SLICE_X62Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/mips/dp/pcreg/q_reg[2]/Q
                         net (fo=137, routed)         0.186     0.327    mips/mips/dp/pcreg/pc[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  mips/mips/dp/pcreg/q[2]_i_2/O
                         net (fo=1, routed)           0.146     0.518    mips/mips/dp/pcreg/q[2]_i_2_n_1
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.046     0.564 r  mips/mips/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.564    mips/mips/dp/pcreg/q[2]_i_1_n_1
    SLICE_X62Y43         FDCE                                         r  mips/mips/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dmem/RAM_reg_0_63_30_30/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.186ns (31.029%)  route 0.413ns (68.971%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[6]/C
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/mips/dp/pcreg/q_reg[6]/Q
                         net (fo=136, routed)         0.357     0.498    mips/mips/dp/pcreg/pc[6]
    SLICE_X61Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.543 r  mips/mips/dp/pcreg/RAM_reg_0_63_30_30_i_1/O
                         net (fo=1, routed)           0.056     0.599    mips/dmem/RAM_reg_0_63_30_30/D
    SLICE_X60Y41         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_30_30/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            mips/dmem/RAM_reg_0_63_11_11/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.431ns (71.889%)  route 0.169ns (28.111%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         RAMD32                       0.000     0.000 r  mips/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
    SLICE_X56Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mips/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.113     0.499    mips/mips/dp/pcreg/rd20[11]
    SLICE_X57Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  mips/mips/dp/pcreg/RAM_reg_0_63_11_11_i_1/O
                         net (fo=1, routed)           0.056     0.600    mips/dmem/RAM_reg_0_63_11_11/D
    SLICE_X56Y35         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_11_11/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dmem/RAM_reg_0_63_17_17/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.229ns (35.015%)  route 0.425ns (64.985%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[3]/C
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  mips/mips/dp/pcreg/q_reg[3]/Q
                         net (fo=136, routed)         0.279     0.407    mips/mips/dp/pcreg/pc[3]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.101     0.508 r  mips/mips/dp/pcreg/memwrite_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.146     0.654    mips/dmem/RAM_reg_0_63_17_17/WE
    SLICE_X60Y39         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_17_17/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dmem/RAM_reg_0_63_18_18/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.229ns (35.015%)  route 0.425ns (64.985%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE                         0.000     0.000 r  mips/mips/dp/pcreg/q_reg[3]/C
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  mips/mips/dp/pcreg/q_reg[3]/Q
                         net (fo=136, routed)         0.279     0.407    mips/mips/dp/pcreg/pc[3]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.101     0.508 r  mips/mips/dp/pcreg/memwrite_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.146     0.654    mips/dmem/RAM_reg_0_63_18_18/WE
    SLICE_X60Y39         RAMS64E                                      r  mips/dmem/RAM_reg_0_63_18_18/SP/WE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.922ns  (logic 4.235ns (47.473%)  route 4.686ns (52.527%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.277     6.884    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.008 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.861     7.869    mips/mips/dp/pcreg/display/digit_val__31[3]
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.993 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.548    10.541    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.072 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.072    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.444ns (50.029%)  route 4.439ns (49.971%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.267     6.874    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.998 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016     8.014    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I3_O)        0.153     8.167 r  mips/mips/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.156    10.322    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.034 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.034    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.802ns  (logic 4.224ns (47.990%)  route 4.578ns (52.010%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.267     6.874    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.998 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.016     8.014    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.138 r  mips/mips/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.294    10.432    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.952 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.952    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.465ns (51.021%)  route 4.286ns (48.979%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.114     6.721    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.845 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.021     7.866    mips/mips/dp/pcreg/display/digit_val__31[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.146     8.012 r  mips/mips/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151    10.163    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    13.902 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.902    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.467ns (51.081%)  route 4.278ns (48.919%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.114     6.721    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.845 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.013     7.858    mips/mips/dp/pcreg/display/digit_val__31[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.010 r  mips/mips/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.150    10.160    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    13.895 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.895    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 4.240ns (50.890%)  route 4.091ns (49.110%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.114     6.721    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.845 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.013     7.858    mips/mips/dp/pcreg/display/digit_val__31[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.124     7.982 r  mips/mips/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.964     9.946    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.481 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.481    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.233ns (50.860%)  route 4.090ns (49.140%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[17]/Q
                         net (fo=9, routed)           1.114     6.721    mips/mips/dp/pcreg/p_0_in[1]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.845 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.021     7.866    mips/mips/dp/pcreg/display/digit_val__31[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.990 r  mips/mips/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.954     9.944    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.473 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.473    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 4.342ns (61.637%)  route 2.703ns (38.363%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/count_reg[16]/Q
                         net (fo=9, routed)           0.840     6.446    display/p_0_in[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.598 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.461    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.195 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.195    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 4.313ns (63.176%)  route 2.514ns (36.824%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.850     6.456    display/p_0_in[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.150     6.606 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.270    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    11.977 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.977    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.103ns (60.255%)  route 2.706ns (39.745%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.629     5.150    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.840     6.446    display/p_0_in[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.570 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.437    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.960 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.960    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.386ns (69.905%)  route 0.597ns (30.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[17]/Q
                         net (fo=9, routed)           0.217     1.830    display/p_0_in[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.255    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.455 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.455    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.457ns (72.545%)  route 0.551ns (27.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[17]/Q
                         net (fo=9, routed)           0.217     1.830    display/p_0_in[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.046     1.876 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.211    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.481 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.481    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.410ns (66.731%)  route 0.703ns (33.269%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  display/count_reg[17]/Q
                         net (fo=9, routed)           0.298     1.911    display/p_0_in[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.361    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.585 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.585    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.469ns (67.078%)  route 0.721ns (32.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  display/count_reg[17]/Q
                         net (fo=9, routed)           0.298     1.911    display/p_0_in[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.044     1.955 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.378    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.663 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.663    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.467ns (61.805%)  route 0.907ns (38.195%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.247     1.860    mips/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.179     2.084    mips/mips/dp/pcreg/display/digit_val__31[3]
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.129 r  mips/mips/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.610    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.846 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.846    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.461ns (60.452%)  route 0.956ns (39.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.251     1.864    mips/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.228     2.137    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.182 r  mips/mips/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.659    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.889 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.889    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.519ns (61.021%)  route 0.970ns (38.979%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.247     1.860    mips/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.179     2.084    mips/mips/dp/pcreg/display/digit_val__31[3]
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.048     2.132 r  mips/mips/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.676    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.285     3.961 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.961    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.534ns (59.961%)  route 1.024ns (40.039%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.251     1.864    mips/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.228     2.137    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.046     2.183 r  mips/mips/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.546     2.728    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.302     4.030 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.030    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.463ns (57.170%)  route 1.096ns (42.830%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.251     1.864    mips/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.140     2.049    mips/mips/dp/pcreg/display/digit_val__31[2]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.094 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.706     2.799    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.032 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.032    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.504ns (57.313%)  route 1.120ns (42.687%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  display/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/count_reg[16]/Q
                         net (fo=9, routed)           0.247     1.860    mips/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  mips/mips/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.313     2.218    mips/mips/dp/pcreg/display/digit_val__31[3]
    SLICE_X64Y33         LUT4 (Prop_lut4_I2_O)        0.044     2.262 r  mips/mips/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.822    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.096 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.096    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.591ns (34.618%)  route 3.005ns (65.382%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  signal (IN)
                         net (fo=0)                   0.000     0.000    signal
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  signal_IBUF_inst/O
                         net (fo=3, routed)           3.005     4.447    pulsey/signal_IBUF
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.150     4.597 r  pulsey/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.597    pulsey/FSM_sequential_state[1]_i_1_n_1
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444     4.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 signal
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.589ns (34.575%)  route 3.007ns (65.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  signal (IN)
                         net (fo=0)                   0.000     0.000    signal
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  signal_IBUF_inst/O
                         net (fo=3, routed)           3.007     4.449    pulsey/signal_IBUF
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.148     4.597 r  pulsey/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.597    pulsey/nextstate[2]
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444     4.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 signal
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.565ns (34.231%)  route 3.007ns (65.769%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  signal (IN)
                         net (fo=0)                   0.000     0.000    signal
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  signal_IBUF_inst/O
                         net (fo=3, routed)           3.007     4.449    pulsey/signal_IBUF
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.124     4.573 r  pulsey/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.573    pulsey/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444     4.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.454ns (34.074%)  route 2.813ns (65.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=11, routed)          2.813     4.266    pulsey/AR[0]
    SLICE_X34Y44         FDCE                                         f  pulsey/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444     4.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.454ns (34.074%)  route 2.813ns (65.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=11, routed)          2.813     4.266    pulsey/AR[0]
    SLICE_X34Y44         FDCE                                         f  pulsey/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444     4.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.454ns (34.074%)  route 2.813ns (65.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=11, routed)          2.813     4.266    pulsey/AR[0]
    SLICE_X34Y44         FDCE                                         f  pulsey/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.444     4.785    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.222ns (14.776%)  route 1.280ns (85.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=11, routed)          1.280     1.502    pulsey/AR[0]
    SLICE_X34Y44         FDCE                                         f  pulsey/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.222ns (14.776%)  route 1.280ns (85.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=11, routed)          1.280     1.502    pulsey/AR[0]
    SLICE_X34Y44         FDCE                                         f  pulsey/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.222ns (14.776%)  route 1.280ns (85.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=11, routed)          1.280     1.502    pulsey/AR[0]
    SLICE_X34Y44         FDCE                                         f  pulsey/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 signal
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.253ns (15.853%)  route 1.340ns (84.147%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  signal (IN)
                         net (fo=0)                   0.000     0.000    signal
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  signal_IBUF_inst/O
                         net (fo=3, routed)           1.340     1.550    pulsey/signal_IBUF
    SLICE_X34Y44         LUT4 (Prop_lut4_I2_O)        0.043     1.593 r  pulsey/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.593    pulsey/FSM_sequential_state[1]_i_1_n_1
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 signal
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.253ns (15.853%)  route 1.340ns (84.147%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  signal (IN)
                         net (fo=0)                   0.000     0.000    signal
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  signal_IBUF_inst/O
                         net (fo=3, routed)           1.340     1.550    pulsey/signal_IBUF
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.043     1.593 r  pulsey/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.593    pulsey/nextstate[2]
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 signal
                            (input port)
  Destination:            pulsey/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.255ns (15.958%)  route 1.340ns (84.042%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  signal (IN)
                         net (fo=0)                   0.000     0.000    signal
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  signal_IBUF_inst/O
                         net (fo=3, routed)           1.340     1.550    pulsey/signal_IBUF
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.595 r  pulsey/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.595    pulsey/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.958    pulsey/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  pulsey/FSM_sequential_state_reg[0]/C





