Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  8 12:09:32 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            5 |
|      5 |            1 |
|      7 |            1 |
|      8 |            2 |
|     10 |            2 |
|     11 |            2 |
|     12 |            1 |
|     14 |           21 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             137 |           62 |
| No           | No                    | Yes                    |              98 |           33 |
| No           | Yes                   | No                     |              77 |           27 |
| Yes          | No                    | No                     |              22 |            7 |
| Yes          | No                    | Yes                    |              33 |           10 |
| Yes          | Yes                   | No                     |             325 |          113 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+------------------------------+------------------+----------------+
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/i2c_done_i_1_n_0      | rr/rst_n                     |                1 |              1 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/scl_i_1_n_0           | rr/rst_n                     |                1 |              1 |
|  clk_BUFG            |                                    |                              |                1 |              1 |
|  clk_BUFG            | mod1/p_1_in                        | mod1/vsync                   |                1 |              1 |
|  clk_BUFG            |                                    | mod1/hsync0                  |                1 |              1 |
|  pixel_clk           |                                    | tb/SS[0]                     |                1 |              4 |
|  pixel_clk           | ct/Is_warning_OBUF                 |                              |                1 |              4 |
|  pixel_clk           |                                    | tb/tens_reg[1]_6             |                1 |              4 |
|  pixel_clk           |                                    | tb/tens_reg[0]_1[0]          |                2 |              4 |
|  pixel_clk           | ct/Is_fire_OBUF                    |                              |                1 |              4 |
|  pixel_clk           | pi/FSM_onehot_state_reg[1]_0       | pi/FSM_onehot_state_reg[2]_0 |                3 |              5 |
|  clk_0               | rr/p_23_in                         | rr/rst_n                     |                2 |              7 |
|  clk_0               | rr/sreceive_data2idle_start        | rr/rst_n                     |                2 |              8 |
|  tc/change_clk       |                                    |                              |                1 |              8 |
|  clk_BUFG            |                                    | mod1/next_y[9]_i_1_n_0       |                4 |             10 |
|  clk_BUFG            | mod1/p_1_in                        | mod1/y_0                     |                2 |             10 |
|  clk_BUFG            |                                    | mod1/next_x[10]_i_1_n_0      |                4 |             11 |
|  clk_BUFG            |                                    | mod1/p_1_in                  |                4 |             11 |
|  pixel_clk           | pi/E[0]                            | pi/SR[0]                     |                6 |             12 |
|  pixel_clk           | pi/FSM_onehot_state_reg[1]_0       | mod2/addra_f[16]_i_1_n_0     |                5 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[1]_0       | mod2/addra_w[16]_i_1_n_0     |                5 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[2]_6       | mod2/addra_3_1[13]_i_1_n_0   |                5 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[2]_5       | mod2/addra_4_1[13]_i_1_n_0   |                2 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[2]_8       | mod2/addra_1_1[13]_i_1_n_0   |                4 |             14 |
|  pixel_clk           | pi/FSM_onehot_state_reg[2]_7       | mod2/addra_2_1[13]_i_1_n_0   |                5 |             14 |
|  pixel_clk           | mod1/addra_7_2_reg[10]             | pi/FSM_onehot_state_reg[2]_1 |                5 |             14 |
|  pixel_clk           | mod1/addra_9_2_reg[13]             | tb/ones_reg[0]_2             |                5 |             14 |
|  pixel_clk           | mod1/addra_4_2_reg[13]             | tb/ones_reg[0]_0             |                5 |             14 |
|  pixel_clk           | mod1/addra_8_2_reg[10]             | tb/ones_reg[3]_0             |                5 |             14 |
|  pixel_clk           | tb/tens_reg[1]_1                   | mod2/addra_9_1[13]_i_1_n_0   |                5 |             14 |
|  pixel_clk           | tb/tens_reg[1]_5                   | pi/addra_5_1_reg[8]          |                4 |             14 |
|  pixel_clk           | tb/tens_reg[1]_3                   | tb/tens_reg[2]_3             |                7 |             14 |
|  pixel_clk           | tb/tens_reg[1]_4                   | tb/tens_reg[2]_2             |                5 |             14 |
|  pixel_clk           | tb/tens_reg[1]_2                   | mod2/addra_8_1[13]_i_1_n_0   |                5 |             14 |
|  pixel_clk           | mod1/addra_0_2_reg[13]             | tb/ones_reg[1]_0             |                5 |             14 |
|  pixel_clk           | mod1/is_warning_reg                | mod1/ones_reg[2]             |                6 |             14 |
|  pixel_clk           | mod1/is_warning_reg_3              | mod1/ones_reg[1]_0           |                4 |             14 |
|  pixel_clk           | mod1/is_warning_reg_1              | mod1/ones_reg[1]             |                4 |             14 |
|  pixel_clk           | mod1/addra_6_2_reg[13]             | tb/ones_reg[0]_1             |                5 |             14 |
|  pixel_clk           | mod1/is_warning_reg_2              |                              |                5 |             14 |
|  dri_clk_OBUF_BUFG   | inst_i2c_dri/i2c_r_data[7]_i_1_n_0 | rr/rst_n                     |                4 |             16 |
|  pixel_clk           | pi/FSM_onehot_state_reg[2]_3       | mod1/next_x_reg[6]_0         |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                    | rr/rst_n                     |                8 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                    |                              |               10 |             20 |
|  dri_clk_OBUF_BUFG   |                                    | rr/rst_n                     |               10 |             26 |
|  CLK100MHZ_IBUF_BUFG |                                    | tc/change_clk_0              |                7 |             27 |
|  clk_0               |                                    | rr/rst_n                     |               18 |             60 |
|  pixel_clk           |                                    |                              |               50 |            108 |
+----------------------+------------------------------------+------------------------------+------------------+----------------+


