{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665519910951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665519910951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 17:25:10 2022 " "Processing started: Tue Oct 11 17:25:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665519910951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665519910951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_FPGA -c CPU_FPGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_FPGA -c CPU_FPGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665519910951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665519911328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665519911328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_CPU " "Found entity 1: ROM_CPU" {  } { { "ROM_CPU.v" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/ROM_CPU.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665519928306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_FPGA " "Found entity 1: CPU_FPGA" {  } { { "CPU_FPGA.bdf" "" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665519928308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ula-SYN " "Found design unit 1: mux_ula-SYN" {  } { { "MUX_ULA.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/MUX_ULA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928642 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_ULA " "Found entity 1: MUX_ULA" {  } { { "MUX_ULA.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/MUX_ULA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665519928642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_FPGA " "Elaborating entity \"CPU_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665519928690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display-7segment-binary.bdf 1 1 " "Using design file display-7segment-binary.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display-7segment-binary " "Found entity 1: display-7segment-binary" {  } { { "display-7segment-binary.bdf" "" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/display-7segment-binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1665519928712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display-7segment-binary display-7segment-binary:inst6 " "Elaborating entity \"display-7segment-binary\" for hierarchy \"display-7segment-binary:inst6\"" {  } { { "CPU_FPGA.bdf" "inst6" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 56 1520 1616 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_CPU ROM_CPU:inst " "Elaborating entity \"ROM_CPU\" for hierarchy \"ROM_CPU:inst\"" {  } { { "CPU_FPGA.bdf" "inst" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 200 512 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_CPU:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_CPU:inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_CPU.v" "altsyncram_component" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/ROM_CPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_CPU:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_CPU:inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_CPU.v" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/ROM_CPU.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_CPU:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_CPU:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memoria01.mif " "Parameter \"init_file\" = \"Memoria01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928758 ""}  } { { "ROM_CPU.v" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/ROM_CPU.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1665519928758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcg1 " "Found entity 1: altsyncram_vcg1" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/db/altsyncram_vcg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665519928801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcg1 ROM_CPU:inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated " "Elaborating entity \"altsyncram_vcg1\" for hierarchy \"ROM_CPU:inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928801 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1665519928813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst3\"" {  } { { "CPU_FPGA.bdf" "inst3" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 152 -632 -440 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665519928814 "|CPU_FPGA|debouncer:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "cont8bits.bdf 1 1 " "Using design file cont8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cont8Bits " "Found entity 1: Cont8Bits" {  } { { "cont8bits.bdf" "" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/cont8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1665519928823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont8Bits Cont8Bits:inst1 " "Elaborating entity \"Cont8Bits\" for hierarchy \"Cont8Bits:inst1\"" {  } { { "CPU_FPGA.bdf" "inst1" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 152 160 272 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bits.bdf 1 1 " "Using design file reg4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bits " "Found entity 1: Reg4Bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1665519928833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bits Reg4Bits:inst33 " "Elaborating entity \"Reg4Bits\" for hierarchy \"Reg4Bits:inst33\"" {  } { { "CPU_FPGA.bdf" "inst33" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 448 856 1016 640 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calculadora.vhd 2 1 " "Using design file calculadora.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-ULA " "Found design unit 1: calculadora-ULA" {  } { { "calculadora.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/calculadora.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928843 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/calculadora.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1665519928843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculadora calculadora:calc " "Elaborating entity \"calculadora\" for hierarchy \"calculadora:calc\"" {  } { { "CPU_FPGA.bdf" "calc" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 584 -136 32 696 "calc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928844 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] calculadora.vhd(9) " "Inferred latch for \"saida\[0\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665519928844 "|CPU_FPGA|calculadora:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] calculadora.vhd(9) " "Inferred latch for \"saida\[1\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665519928844 "|CPU_FPGA|calculadora:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] calculadora.vhd(9) " "Inferred latch for \"saida\[2\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665519928844 "|CPU_FPGA|calculadora:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] calculadora.vhd(9) " "Inferred latch for \"saida\[3\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665519928844 "|CPU_FPGA|calculadora:calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ULA MUX_ULA:MUX_REGIN " "Elaborating entity \"MUX_ULA\" for hierarchy \"MUX_ULA:MUX_REGIN\"" {  } { { "CPU_FPGA.bdf" "MUX_REGIN" { Schematic "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/CPU_FPGA.bdf" { { 456 -632 -488 536 "MUX_REGIN" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_ULA.vhd" "LPM_MUX_component" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/MUX_ULA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_ULA.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/MUX_ULA.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928871 ""}  } { { "MUX_ULA.vhd" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/MUX_ULA.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1665519928871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_70e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_70e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_70e " "Found entity 1: mux_70e" {  } { { "db/mux_70e.tdf" "" { Text "C:/Users/TEMP.USUARIOS/Desktop/CPU_FPGA_memory_test+jump_cont/db/mux_70e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665519928910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665519928910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_70e MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated " "Elaborating entity \"mux_70e\" for hierarchy \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665519928910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665519929052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 17:25:29 2022 " "Processing ended: Tue Oct 11 17:25:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665519929052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665519929052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665519929052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665519929052 ""}
