# Benchmark "gate_8_frames" written by ABC on Tue Dec 06 01:10:46 2011
INPUT(ACKOUT_REG)
INPUT(STATE_REG_2_)
INPUT(STATE_REG_1_)
INPUT(STATE_REG_0_)
INPUT(CC_MUX_REG_2_)
INPUT(CC_MUX_REG_1_)
INPUT(USCITE_REG_2_)
INPUT(USCITE_REG_1_)
INPUT(ENABLE_COUNT_REG)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__00)
OUTPUT(CC_MUX_REG_1__00)
OUTPUT(USCITE_REG_2__00)
OUTPUT(USCITE_REG_1__00)
OUTPUT(ENABLE_COUNT_REG_00)
OUTPUT(ACKOUT_REG_00)
OUTPUT(CC_MUX_REG_2__01)
OUTPUT(CC_MUX_REG_1__01)
OUTPUT(USCITE_REG_2__01)
OUTPUT(USCITE_REG_1__01)
OUTPUT(ENABLE_COUNT_REG_01)
OUTPUT(ACKOUT_REG_01)
OUTPUT(CC_MUX_REG_2__02)
OUTPUT(CC_MUX_REG_1__02)
OUTPUT(USCITE_REG_2__02)
OUTPUT(USCITE_REG_1__02)
OUTPUT(ENABLE_COUNT_REG_02)
OUTPUT(ACKOUT_REG_02)
OUTPUT(CC_MUX_REG_2__03)
OUTPUT(CC_MUX_REG_1__03)
OUTPUT(USCITE_REG_2__03)
OUTPUT(USCITE_REG_1__03)
OUTPUT(ENABLE_COUNT_REG_03)
OUTPUT(ACKOUT_REG_03)
OUTPUT(CC_MUX_REG_2__04)
OUTPUT(CC_MUX_REG_1__04)
OUTPUT(USCITE_REG_2__04)
OUTPUT(USCITE_REG_1__04)
OUTPUT(ENABLE_COUNT_REG_04)
OUTPUT(ACKOUT_REG_04)
OUTPUT(CC_MUX_REG_2__05)
OUTPUT(CC_MUX_REG_1__05)
OUTPUT(USCITE_REG_2__05)
OUTPUT(USCITE_REG_1__05)
OUTPUT(ENABLE_COUNT_REG_05)
OUTPUT(ACKOUT_REG_05)
OUTPUT(CC_MUX_REG_2__06)
OUTPUT(CC_MUX_REG_1__06)
OUTPUT(USCITE_REG_2__06)
OUTPUT(USCITE_REG_1__06)
OUTPUT(ENABLE_COUNT_REG_06)
OUTPUT(ACKOUT_REG_06)
OUTPUT(CC_MUX_REG_2__07)
OUTPUT(CC_MUX_REG_1__07)
OUTPUT(USCITE_REG_2__07)
OUTPUT(USCITE_REG_1__07)
OUTPUT(ENABLE_COUNT_REG_07)
OUTPUT(ACKOUT_REG_07)
n73         = LUT 0x8 ( STATE_REG_2_, STATE_REG_1_ )
n74         = LUT 0x8 ( STATE_REG_0_, n73 )
n75         = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_2_, STATE_REG_0_ )
n77         = LUT 0x2 ( STATE_REG_1_, EQL_00 )
n78         = LUT 0x8 ( n76, n77 )
n79         = LUT 0x1 ( n75, n78 )
n80         = LUT 0x1 ( STATE_REG_1_, STATE_REG_0_ )
n81         = LUT 0x1 ( EQL_00, n80 )
n82         = LUT 0x2 ( STATE_REG_2_, n81 )
n83         = LUT 0x1 ( STATE_REG_2_, STATE_REG_1_ )
n84         = LUT 0x8 ( STATE_REG_0_, n83 )
n85         = LUT 0x4 ( EQL_00, n84 )
n86         = LUT 0x1 ( n82, n85 )
n87         = LUT 0x8 ( STATE_REG_1_, n76 )
n88         = LUT 0x4 ( STATE_REG_2_, EQL_00 )
n89         = LUT 0x8 ( STATE_REG_0_, n88 )
n90         = LUT 0x2 ( STATE_REG_2_, STATE_REG_0_ )
n91         = LUT 0x4 ( STATE_REG_1_, n90 )
n92         = LUT 0x4 ( EQL_00, n91 )
n93         = LUT 0x8 ( STATE_REG_1_, EQL_00 )
n94         = LUT 0x1 ( n87, n89 )
n95         = LUT 0x4 ( n92, n94 )
n96         = LUT 0x4 ( n93, n95 )
n97         = LUT 0x8 ( STATE_REG_1_, STATE_REG_0_ )
n98         = LUT 0x4 ( STATE_REG_1_, n76 )
n99         = LUT 0x1 ( n97, n98 )
n100        = LUT 0x4 ( n81, n99 )
n101        = LUT 0x4 ( STATE_REG_0_, n93 )
n102        = LUT 0x1 ( n82, n84 )
n103        = LUT 0x4 ( n101, n102 )
n104        = LUT 0x8 ( STATE_REG_2_, STATE_REG_0_ )
n105        = LUT 0x4 ( STATE_REG_0_, EQL_00 )
n106        = LUT 0x2 ( STATE_REG_1_, n105 )
n107        = LUT 0x4 ( STATE_REG_1_, EQL_00 )
n108        = LUT 0x1 ( n76, n104 )
n109        = LUT 0x4 ( n106, n108 )
n110        = LUT 0x4 ( n107, n109 )
n111        = LUT 0x8 ( STATE_REG_2_, n93 )
n112        = LUT 0x1 ( n92, n111 )
n113        = LUT 0x2 ( EQL_00, n73 )
n114        = LUT 0x8 ( n99, n113 )
n115        = LUT 0x1 ( n86, n96 )
n116        = LUT 0x4 ( n100, n115 )
n117        = LUT 0x1 ( CONT_EQL_01, n116 )
n118        = LUT 0x8 ( n86, n100 )
n119        = LUT 0x1 ( n96, EQL_01 )
n120        = LUT 0x8 ( n118, n119 )
n121        = LUT 0x1 ( n117, n120 )
n122        = LUT 0x8 ( n96, n100 )
n123        = LUT 0x1 ( EQL_01, n122 )
n124        = LUT 0x1 ( n86, n123 )
n125        = LUT 0x8 ( n86, n96 )
n126        = LUT 0x4 ( n100, n125 )
n127        = LUT 0x4 ( EQL_01, n126 )
n128        = LUT 0x1 ( n124, n127 )
n129        = LUT 0x4 ( n96, n118 )
n130        = LUT 0x8 ( n86, EQL_01 )
n131        = LUT 0x4 ( n100, n130 )
n132        = LUT 0x4 ( n86, n100 )
n133        = LUT 0x8 ( n96, n132 )
n134        = LUT 0x4 ( EQL_01, n133 )
n135        = LUT 0x4 ( n96, EQL_01 )
n136        = LUT 0x1 ( n129, n131 )
n137        = LUT 0x4 ( n134, n136 )
n138        = LUT 0x4 ( n135, n137 )
n139        = LUT 0x1 ( n96, n100 )
n140        = LUT 0x8 ( n96, n118 )
n141        = LUT 0x1 ( n139, n140 )
n142        = LUT 0x4 ( n123, n141 )
n143        = LUT 0x8 ( n100, n135 )
n144        = LUT 0x1 ( n124, n126 )
n145        = LUT 0x4 ( n143, n144 )
n146        = LUT 0x1 ( n86, n100 )
n147        = LUT 0x8 ( n100, EQL_01 )
n148        = LUT 0x1 ( n96, n147 )
n149        = LUT 0x8 ( n96, EQL_01 )
n150        = LUT 0x1 ( n118, n146 )
n151        = LUT 0x4 ( n148, n150 )
n152        = LUT 0x4 ( n149, n151 )
n153        = LUT 0x4 ( n86, n135 )
n154        = LUT 0x1 ( n134, n153 )
n155        = LUT 0x2 ( EQL_01, n115 )
n156        = LUT 0x8 ( n141, n155 )
n157        = LUT 0x1 ( n128, n138 )
n158        = LUT 0x4 ( n142, n157 )
n159        = LUT 0x1 ( CONT_EQL_02, n158 )
n160        = LUT 0x8 ( n128, n142 )
n161        = LUT 0x1 ( n138, EQL_02 )
n162        = LUT 0x8 ( n160, n161 )
n163        = LUT 0x1 ( n159, n162 )
n164        = LUT 0x8 ( n138, n142 )
n165        = LUT 0x1 ( EQL_02, n164 )
n166        = LUT 0x1 ( n128, n165 )
n167        = LUT 0x8 ( n128, n138 )
n168        = LUT 0x4 ( n142, n167 )
n169        = LUT 0x4 ( EQL_02, n168 )
n170        = LUT 0x1 ( n166, n169 )
n171        = LUT 0x4 ( n138, n160 )
n172        = LUT 0x8 ( n128, EQL_02 )
n173        = LUT 0x4 ( n142, n172 )
n174        = LUT 0x4 ( n128, n142 )
n175        = LUT 0x8 ( n138, n174 )
n176        = LUT 0x4 ( EQL_02, n175 )
n177        = LUT 0x4 ( n138, EQL_02 )
n178        = LUT 0x1 ( n171, n173 )
n179        = LUT 0x4 ( n176, n178 )
n180        = LUT 0x4 ( n177, n179 )
n181        = LUT 0x1 ( n138, n142 )
n182        = LUT 0x8 ( n138, n160 )
n183        = LUT 0x1 ( n181, n182 )
n184        = LUT 0x4 ( n165, n183 )
n185        = LUT 0x8 ( n142, n177 )
n186        = LUT 0x1 ( n166, n168 )
n187        = LUT 0x4 ( n185, n186 )
n188        = LUT 0x1 ( n128, n142 )
n189        = LUT 0x8 ( n142, EQL_02 )
n190        = LUT 0x1 ( n138, n189 )
n191        = LUT 0x8 ( n138, EQL_02 )
n192        = LUT 0x1 ( n160, n188 )
n193        = LUT 0x4 ( n190, n192 )
n194        = LUT 0x4 ( n191, n193 )
n195        = LUT 0x4 ( n128, n177 )
n196        = LUT 0x1 ( n176, n195 )
n197        = LUT 0x2 ( EQL_02, n157 )
n198        = LUT 0x8 ( n183, n197 )
n199        = LUT 0x1 ( n170, n180 )
n200        = LUT 0x4 ( n184, n199 )
n201        = LUT 0x1 ( CONT_EQL_03, n200 )
n202        = LUT 0x8 ( n170, n184 )
n203        = LUT 0x1 ( n180, EQL_03 )
n204        = LUT 0x8 ( n202, n203 )
n205        = LUT 0x1 ( n201, n204 )
n206        = LUT 0x8 ( n180, n184 )
n207        = LUT 0x1 ( EQL_03, n206 )
n208        = LUT 0x1 ( n170, n207 )
n209        = LUT 0x8 ( n170, n180 )
n210        = LUT 0x4 ( n184, n209 )
n211        = LUT 0x4 ( EQL_03, n210 )
n212        = LUT 0x1 ( n208, n211 )
n213        = LUT 0x4 ( n180, n202 )
n214        = LUT 0x8 ( n170, EQL_03 )
n215        = LUT 0x4 ( n184, n214 )
n216        = LUT 0x4 ( n170, n184 )
n217        = LUT 0x8 ( n180, n216 )
n218        = LUT 0x4 ( EQL_03, n217 )
n219        = LUT 0x4 ( n180, EQL_03 )
n220        = LUT 0x1 ( n213, n215 )
n221        = LUT 0x4 ( n218, n220 )
n222        = LUT 0x4 ( n219, n221 )
n223        = LUT 0x1 ( n180, n184 )
n224        = LUT 0x8 ( n180, n202 )
n225        = LUT 0x1 ( n223, n224 )
n226        = LUT 0x4 ( n207, n225 )
n227        = LUT 0x8 ( n184, n219 )
n228        = LUT 0x1 ( n208, n210 )
n229        = LUT 0x4 ( n227, n228 )
n230        = LUT 0x1 ( n170, n184 )
n231        = LUT 0x8 ( n184, EQL_03 )
n232        = LUT 0x1 ( n180, n231 )
n233        = LUT 0x8 ( n180, EQL_03 )
n234        = LUT 0x1 ( n202, n230 )
n235        = LUT 0x4 ( n232, n234 )
n236        = LUT 0x4 ( n233, n235 )
n237        = LUT 0x4 ( n170, n219 )
n238        = LUT 0x1 ( n218, n237 )
n239        = LUT 0x2 ( EQL_03, n199 )
n240        = LUT 0x8 ( n225, n239 )
n241        = LUT 0x1 ( n212, n222 )
n242        = LUT 0x4 ( n226, n241 )
n243        = LUT 0x1 ( CONT_EQL_04, n242 )
n244        = LUT 0x8 ( n212, n226 )
n245        = LUT 0x1 ( n222, EQL_04 )
n246        = LUT 0x8 ( n244, n245 )
n247        = LUT 0x1 ( n243, n246 )
n248        = LUT 0x8 ( n222, n226 )
n249        = LUT 0x1 ( EQL_04, n248 )
n250        = LUT 0x1 ( n212, n249 )
n251        = LUT 0x8 ( n212, n222 )
n252        = LUT 0x4 ( n226, n251 )
n253        = LUT 0x4 ( EQL_04, n252 )
n254        = LUT 0x1 ( n250, n253 )
n255        = LUT 0x4 ( n222, n244 )
n256        = LUT 0x8 ( n212, EQL_04 )
n257        = LUT 0x4 ( n226, n256 )
n258        = LUT 0x4 ( n212, n226 )
n259        = LUT 0x8 ( n222, n258 )
n260        = LUT 0x4 ( EQL_04, n259 )
n261        = LUT 0x4 ( n222, EQL_04 )
n262        = LUT 0x1 ( n255, n257 )
n263        = LUT 0x4 ( n260, n262 )
n264        = LUT 0x4 ( n261, n263 )
n265        = LUT 0x1 ( n222, n226 )
n266        = LUT 0x8 ( n222, n244 )
n267        = LUT 0x1 ( n265, n266 )
n268        = LUT 0x4 ( n249, n267 )
n269        = LUT 0x8 ( n226, n261 )
n270        = LUT 0x1 ( n250, n252 )
n271        = LUT 0x4 ( n269, n270 )
n272        = LUT 0x1 ( n212, n226 )
n273        = LUT 0x8 ( n226, EQL_04 )
n274        = LUT 0x1 ( n222, n273 )
n275        = LUT 0x8 ( n222, EQL_04 )
n276        = LUT 0x1 ( n244, n272 )
n277        = LUT 0x4 ( n274, n276 )
n278        = LUT 0x4 ( n275, n277 )
n279        = LUT 0x4 ( n212, n261 )
n280        = LUT 0x1 ( n260, n279 )
n281        = LUT 0x2 ( EQL_04, n241 )
n282        = LUT 0x8 ( n267, n281 )
n283        = LUT 0x1 ( n254, n264 )
n284        = LUT 0x4 ( n268, n283 )
n285        = LUT 0x1 ( CONT_EQL_05, n284 )
n286        = LUT 0x8 ( n254, n268 )
n287        = LUT 0x1 ( n264, EQL_05 )
n288        = LUT 0x8 ( n286, n287 )
n289        = LUT 0x1 ( n285, n288 )
n290        = LUT 0x8 ( n264, n268 )
n291        = LUT 0x1 ( EQL_05, n290 )
n292        = LUT 0x1 ( n254, n291 )
n293        = LUT 0x8 ( n254, n264 )
n294        = LUT 0x4 ( n268, n293 )
n295        = LUT 0x4 ( EQL_05, n294 )
n296        = LUT 0x1 ( n292, n295 )
n297        = LUT 0x4 ( n264, n286 )
n298        = LUT 0x8 ( n254, EQL_05 )
n299        = LUT 0x4 ( n268, n298 )
n300        = LUT 0x4 ( n254, n268 )
n301        = LUT 0x8 ( n264, n300 )
n302        = LUT 0x4 ( EQL_05, n301 )
n303        = LUT 0x4 ( n264, EQL_05 )
n304        = LUT 0x1 ( n297, n299 )
n305        = LUT 0x4 ( n302, n304 )
n306        = LUT 0x4 ( n303, n305 )
n307        = LUT 0x1 ( n264, n268 )
n308        = LUT 0x8 ( n264, n286 )
n309        = LUT 0x1 ( n307, n308 )
n310        = LUT 0x4 ( n291, n309 )
n311        = LUT 0x8 ( n268, n303 )
n312        = LUT 0x1 ( n292, n294 )
n313        = LUT 0x4 ( n311, n312 )
n314        = LUT 0x1 ( n254, n268 )
n315        = LUT 0x8 ( n268, EQL_05 )
n316        = LUT 0x1 ( n264, n315 )
n317        = LUT 0x8 ( n264, EQL_05 )
n318        = LUT 0x1 ( n286, n314 )
n319        = LUT 0x4 ( n316, n318 )
n320        = LUT 0x4 ( n317, n319 )
n321        = LUT 0x4 ( n254, n303 )
n322        = LUT 0x1 ( n302, n321 )
n323        = LUT 0x2 ( EQL_05, n283 )
n324        = LUT 0x8 ( n309, n323 )
n325        = LUT 0x1 ( n296, n306 )
n326        = LUT 0x4 ( n310, n325 )
n327        = LUT 0x1 ( CONT_EQL_06, n326 )
n328        = LUT 0x8 ( n296, n310 )
n329        = LUT 0x1 ( n306, EQL_06 )
n330        = LUT 0x8 ( n328, n329 )
n331        = LUT 0x1 ( n327, n330 )
n332        = LUT 0x8 ( n306, n310 )
n333        = LUT 0x1 ( EQL_06, n332 )
n334        = LUT 0x1 ( n296, n333 )
n335        = LUT 0x8 ( n296, n306 )
n336        = LUT 0x4 ( n310, n335 )
n337        = LUT 0x4 ( n296, n310 )
n338        = LUT 0x8 ( n306, n337 )
n339        = LUT 0x4 ( EQL_06, n338 )
n340        = LUT 0x4 ( n306, EQL_06 )
n341        = LUT 0x1 ( n306, n310 )
n342        = LUT 0x8 ( n306, n328 )
n343        = LUT 0x1 ( n341, n342 )
n344        = LUT 0x8 ( n310, n340 )
n345        = LUT 0x1 ( n334, n336 )
n346        = LUT 0x4 ( n344, n345 )
n347        = LUT 0x1 ( n296, n310 )
n348        = LUT 0x8 ( n310, EQL_06 )
n349        = LUT 0x1 ( n306, n348 )
n350        = LUT 0x8 ( n306, EQL_06 )
n351        = LUT 0x1 ( n328, n347 )
n352        = LUT 0x4 ( n349, n351 )
n353        = LUT 0x4 ( n350, n352 )
n354        = LUT 0x4 ( n296, n340 )
n355        = LUT 0x1 ( n339, n354 )
n356        = LUT 0x2 ( EQL_06, n325 )
n357        = LUT 0x8 ( n343, n356 )
CC_MUX_REG_2__00 = LUT 0x2 ( CC_MUX_REG_2_ )
CC_MUX_REG_1__00 = LUT 0x2 ( CC_MUX_REG_1_ )
USCITE_REG_2__00 = LUT 0x2 ( USCITE_REG_2_ )
USCITE_REG_1__00 = LUT 0x2 ( USCITE_REG_1_ )
ENABLE_COUNT_REG_00 = LUT 0x2 ( ENABLE_COUNT_REG )
ACKOUT_REG_00 = LUT 0x2 ( ACKOUT_REG )
CC_MUX_REG_2__01 = LUT 0x1 ( n103 )
CC_MUX_REG_1__01 = LUT 0x1 ( n110 )
USCITE_REG_2__01 = LUT 0x1 ( n112 )
USCITE_REG_1__01 = LUT 0x1 ( n114 )
ENABLE_COUNT_REG_01 = LUT 0x1 ( n79 )
ACKOUT_REG_01 = LUT 0x1 ( n79 )
CC_MUX_REG_2__02 = LUT 0x1 ( n145 )
CC_MUX_REG_1__02 = LUT 0x1 ( n152 )
USCITE_REG_2__02 = LUT 0x1 ( n154 )
USCITE_REG_1__02 = LUT 0x1 ( n156 )
ENABLE_COUNT_REG_02 = LUT 0x1 ( n121 )
ACKOUT_REG_02 = LUT 0x1 ( n121 )
CC_MUX_REG_2__03 = LUT 0x1 ( n187 )
CC_MUX_REG_1__03 = LUT 0x1 ( n194 )
USCITE_REG_2__03 = LUT 0x1 ( n196 )
USCITE_REG_1__03 = LUT 0x1 ( n198 )
ENABLE_COUNT_REG_03 = LUT 0x1 ( n163 )
ACKOUT_REG_03 = LUT 0x1 ( n163 )
CC_MUX_REG_2__04 = LUT 0x1 ( n229 )
CC_MUX_REG_1__04 = LUT 0x1 ( n236 )
USCITE_REG_2__04 = LUT 0x1 ( n238 )
USCITE_REG_1__04 = LUT 0x1 ( n240 )
ENABLE_COUNT_REG_04 = LUT 0x1 ( n205 )
ACKOUT_REG_04 = LUT 0x1 ( n205 )
CC_MUX_REG_2__05 = LUT 0x1 ( n271 )
CC_MUX_REG_1__05 = LUT 0x1 ( n278 )
USCITE_REG_2__05 = LUT 0x1 ( n280 )
USCITE_REG_1__05 = LUT 0x1 ( n282 )
ENABLE_COUNT_REG_05 = LUT 0x1 ( n247 )
ACKOUT_REG_05 = LUT 0x1 ( n247 )
CC_MUX_REG_2__06 = LUT 0x1 ( n313 )
CC_MUX_REG_1__06 = LUT 0x1 ( n320 )
USCITE_REG_2__06 = LUT 0x1 ( n322 )
USCITE_REG_1__06 = LUT 0x1 ( n324 )
ENABLE_COUNT_REG_06 = LUT 0x1 ( n289 )
ACKOUT_REG_06 = LUT 0x1 ( n289 )
CC_MUX_REG_2__07 = LUT 0x1 ( n346 )
CC_MUX_REG_1__07 = LUT 0x1 ( n353 )
USCITE_REG_2__07 = LUT 0x1 ( n355 )
USCITE_REG_1__07 = LUT 0x1 ( n357 )
ENABLE_COUNT_REG_07 = LUT 0x1 ( n331 )
ACKOUT_REG_07 = LUT 0x1 ( n331 )
