//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0
// _ZZ99Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0E19total_shared_memory has been demoted

.visible .entry Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0(
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_0,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_1,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_2,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_3,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_4,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_5,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_6,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_7,
	.param .u64 Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_8
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<33>;
	// demoted variable
	.shared .align 1 .b8 _ZZ99Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0E19total_shared_memory[32];

	ld.param.u64 	%rd1, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_6];
	ld.param.u64 	%rd8, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_7];
	ld.param.u64 	%rd9, [Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0_param_8];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 576;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_3;
	bra.uni 	BB0_1;

BB0_3:
	setp.gt.s32	%p3, %r2, 7;
	@%p3 bra 	BB0_5;

	shl.b32 	%r7, %r1, 3;
	add.s32 	%r8, %r7, %r2;
	cvta.to.global.u64 	%rd19, %rd2;
	mul.wide.s32 	%rd20, %r8, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.nc.f32 	%f11, [%rd21];
	shl.b32 	%r9, %r2, 2;
	mov.u32 	%r10, _ZZ99Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0E19total_shared_memory;
	add.s32 	%r11, %r10, %r9;
	st.shared.f32 	[%r11], %f11;

BB0_5:
	bar.sync 	0;
	shr.s32 	%r12, %r2, 31;
	shr.u32 	%r13, %r12, 25;
	add.s32 	%r14, %r2, %r13;
	and.b32  	%r15, %r14, 1073741696;
	sub.s32 	%r16, %r2, %r15;
	shl.b32 	%r17, %r16, 2;
	cvta.to.global.u64 	%rd22, %rd3;
	mul.wide.s32 	%rd23, %r17, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.nc.v4.f32 	{%f16, %f17, %f18, %f19}, [%rd24];
	cvta.to.global.u64 	%rd25, %rd4;
	add.s64 	%rd26, %rd25, %rd23;
	ld.global.nc.v4.f32 	{%f24, %f25, %f26, %f27}, [%rd26];
	shl.b32 	%r18, %r2, 2;
	shl.b32 	%r19, %r1, 12;
	add.s32 	%r20, %r18, %r19;
	cvta.to.global.u64 	%rd27, %rd1;
	mul.wide.s32 	%rd28, %r20, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.v4.f32 	{%f32, %f33, %f34, %f35}, [%rd29];
	shr.s32 	%r21, %r14, 7;
	shl.b32 	%r22, %r21, 2;
	mov.u32 	%r23, _ZZ99Fused_Mul_Mul_Add_Cast_split_Add_Log_Mul_Exp_Mul_Mul_Mul_split_parallel_4758550573620053314_kernel0E19total_shared_memory;
	add.s32 	%r24, %r23, %r22;
	ld.shared.f32 	%f40, [%r24];
	mul.f32 	%f41, %f32, %f40;
	fma.rn.f32 	%f12, %f41, %f24, %f16;
	mul.f32 	%f42, %f33, %f40;
	fma.rn.f32 	%f13, %f42, %f25, %f17;
	mul.f32 	%f43, %f34, %f40;
	fma.rn.f32 	%f14, %f43, %f26, %f18;
	mul.f32 	%f44, %f35, %f40;
	fma.rn.f32 	%f15, %f44, %f27, %f19;
	mul.hi.s32 	%r25, %r1, 954437177;
	shr.u32 	%r26, %r25, 31;
	shr.u32 	%r27, %r25, 7;
	add.s32 	%r28, %r27, %r26;
	mul.lo.s32 	%r29, %r28, 576;
	sub.s32 	%r30, %r1, %r29;
	shl.b32 	%r31, %r30, 12;
	shr.u32 	%r32, %r12, 22;
	add.s32 	%r33, %r2, %r32;
	and.b32  	%r34, %r33, 1073740800;
	sub.s32 	%r35, %r2, %r34;
	shl.b32 	%r36, %r35, 2;
	add.s32 	%r37, %r36, %r31;
	cvta.to.global.u64 	%rd30, %rd6;
	mul.wide.s32 	%rd31, %r37, 2;
	add.s64 	%rd32, %rd30, %rd31;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f15;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f14;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f13;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f12;}

	// inline asm
	st.global.v4.u16 	[%rd32], {%rs1, %rs2, %rs3, %rs4};
	bar.sync 	0;
	bra.uni 	BB0_6;

BB0_1:
	shl.b32 	%r4, %r1, 10;
	add.s32 	%r3, %r4, %r2;
	setp.gt.s32	%p2, %r3, 594431;
	@%p2 bra 	BB0_6;

	add.s32 	%r6, %r3, -589824;
	cvta.to.global.u64 	%rd10, %rd5;
	mul.wide.s32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f1, [%rd12];
	add.f32 	%f2, %f1, 0f2B8CBCCC;
	lg2.approx.f32 	%f3, %f2;
	mul.f32 	%f4, %f3, 0f3F317218;
	mul.f32 	%f5, %f4, 0fBF000000;
	mul.f32 	%f6, %f5, 0f3FB8AA3B;
	ex2.approx.f32 	%f7, %f6;
	cvta.to.global.u64 	%rd13, %rd7;
	add.s64 	%rd14, %rd13, %rd11;
	st.global.f32 	[%rd14], %f7;
	mul.f32 	%f8, %f7, %f7;
	mul.f32 	%f9, %f7, %f8;
	cvta.to.global.u64 	%rd15, %rd8;
	add.s64 	%rd16, %rd15, %rd11;
	st.global.f32 	[%rd16], %f9;
	neg.f32 	%f10, %f7;
	cvta.to.global.u64 	%rd17, %rd9;
	add.s64 	%rd18, %rd17, %rd11;
	st.global.f32 	[%rd18], %f10;

BB0_6:
	ret;
}


