// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtest_trng_ram.h for the primary calling header

#ifndef VERILATED_VTEST_TRNG_RAM___024ROOT_H_
#define VERILATED_VTEST_TRNG_RAM___024ROOT_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"
class Vtest_trng_ram_trng;


class Vtest_trng_ram__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtest_trng_ram___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__0__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__1__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__2__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__3__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__4__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__5__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__6__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__7__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__8__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__9__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__10__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__11__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__12__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__13__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__14__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__15__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__16__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__17__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__18__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__19__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__20__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__21__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__22__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__23__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__24__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__25__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__26__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__27__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__28__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__29__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__30__KET____DOT__trng_inst;
    Vtest_trng_ram_trng* __PVT__test_rng_ram__DOT__dut__DOT__rng_gen__DOT__trng_array__BRA__31__KET____DOT__trng_inst;

    // DESIGN SPECIFIC STATE
    CData/*0:0*/ test_rng_ram__DOT__clk;
    CData/*0:0*/ test_rng_ram__DOT__rst;
    CData/*0:0*/ test_rng_ram__DOT__pA_wb_cyc_i;
    CData/*0:0*/ test_rng_ram__DOT__pA_wb_stb_i;
    CData/*3:0*/ test_rng_ram__DOT__pA_wb_we_i;
    CData/*0:0*/ test_rng_ram__DOT__pB_wb_cyc_i;
    CData/*0:0*/ test_rng_ram__DOT__pB_wb_stb_i;
    CData/*3:0*/ test_rng_ram__DOT__pB_wb_we_i;
    CData/*0:0*/ test_rng_ram__DOT__we_rng;
    CData/*0:0*/ test_rng_ram__DOT__ack_rng;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__rng_write_active;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__rng_written;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__rng_write_strobe;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__pA_we_sel;
    CData/*3:0*/ test_rng_ram__DOT__dut__DOT__pA_we_final;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__req_same;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pB_valid_req;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__port_choice;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pA_access_ram1;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pA_access_ram2;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pB_access_ram1;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pB_access_ram2;
    CData/*3:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram1_we;
    CData/*7:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram1_addy;
    CData/*3:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram2_we;
    CData/*7:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram2_addy;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pA_accessed_ram1_reg;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pA_accessed_ram2_reg;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pB_accessed_ram1_reg;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__pB_accessed_ram2_reg;
    CData/*0:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT____VdfgRegularize_hd8c4b437_0_2;
    CData/*0:0*/ __VdlyVal__test_rng_ram__DOT__clk__v0;
    CData/*0:0*/ __VdlySet__test_rng_ram__DOT__clk__v0;
    CData/*0:0*/ __VstlFirstIteration;
    CData/*0:0*/ __Vtrigprevexpr___TOP__test_rng_ram__DOT__clk__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__test_rng_ram__DOT__rst__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__test_rng_ram__DOT__ack_rng__0;
    CData/*0:0*/ __Vtrigprevexpr_h103354b3__0;
    CData/*0:0*/ __VactDidInit;
    CData/*0:0*/ __VactContinue;
    SData/*8:0*/ test_rng_ram__DOT__pA_wb_addr_i;
    SData/*8:0*/ test_rng_ram__DOT__pB_wb_addr_i;
    SData/*8:0*/ test_rng_ram__DOT__addr_rng;
    SData/*8:0*/ test_rng_ram__DOT__dut__DOT__pA_addr_final;
    IData/*31:0*/ test_rng_ram__DOT__pA_wb_data_i;
    IData/*31:0*/ test_rng_ram__DOT__pA_wb_data_o;
    IData/*31:0*/ test_rng_ram__DOT__pB_wb_data_i;
    IData/*31:0*/ test_rng_ram__DOT__pB_wb_data_o;
    IData/*31:0*/ test_rng_ram__DOT__unnamedblk2__DOT__i;
    IData/*31:0*/ test_rng_ram__DOT__dut__DOT__pA_data_final;
    IData/*31:0*/ test_rng_ram__DOT__dut__DOT__rng_gen__DOT__o_valid_bus;
    IData/*31:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram1_din;
    IData/*31:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram2_din;
    IData/*31:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram1_dout;
    IData/*31:0*/ test_rng_ram__DOT__dut__DOT__ram__DOT__ram2_dout;
    IData/*31:0*/ __VactIterCount;
    VlUnpacked<IData/*31:0*/, 8> test_rng_ram__DOT__golden_data;
    VlUnpacked<IData/*31:0*/, 256> test_rng_ram__DOT__dut__DOT__ram__DOT__ram1__DOT__RAM;
    VlUnpacked<IData/*31:0*/, 256> test_rng_ram__DOT__dut__DOT__ram__DOT__ram2__DOT__RAM;
    VlUnpacked<CData/*0:0*/, 7> __Vm_traceActivity;
    VlDelayScheduler __VdlySched;
    VlTriggerScheduler __VtrigSched_h932be142__0;
    VlTriggerScheduler __VtrigSched_ha5d3732f__0;
    VlTriggerScheduler __VtrigSched_h98049acd__0;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<5> __VactTriggered;
    VlTriggerVec<5> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtest_trng_ram__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtest_trng_ram___024root(Vtest_trng_ram__Syms* symsp, const char* v__name);
    ~Vtest_trng_ram___024root();
    VL_UNCOPYABLE(Vtest_trng_ram___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
