vhdtdtfi -lib work C:/Users/Vipul/ALUproject/ripple8bit.v -lang verilog -prj ALUproject -o ripple8bit.spl -module ripple8bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 ripple8bit.spl C:/Users/Vipul/ALUproject/ripple8bit.sym 
vhdtdtfi -lib work C:/Users/Vipul/ALUproject/ripple8bit.v -lang verilog -prj ALUproject -o ripple8bit.spl -module ripple8bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 ripple8bit.spl C:/Users/Vipul/ALUproject/ripple8bit.sym 
vhdtdtfi -lib work C:/Users/Vipul/ALUproject/ripple8bit.v -lang verilog -prj ALUproject -o ripple8bit.spl -module ripple8bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 ripple8bit.spl C:/Users/Vipul/ALUproject/ripple8bit.sym 
vhdtdtfi -lib work C:/Users/Vipul/ALUproject/ripple8bit.v -lang verilog -prj ALUproject -o ripple8bit.spl -module ripple8bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 ripple8bit.spl C:/Users/Vipul/ALUproject/ripple8bit.sym 
xst -intstyle ise -ifn "C:/Users/Vipul/ALUproject/ripple8bit.xst" -ofn "C:/Users/Vipul/ALUproject/ripple8bit.syr" 
xst -intstyle ise -ifn "C:/Users/Vipul/ALUproject/ripple8bit.xst" -ofn "C:/Users/Vipul/ALUproject/ripple8bit.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim ripple8bit.ngc ripple8bit_synthesis.v 
xst -intstyle ise -ifn "C:/Users/Vipul/ALUproject/ripple8bit.xst" -ofn "C:/Users/Vipul/ALUproject/ripple8bit.syr" 
xst -intstyle ise -ifn "C:/Users/Vipul/ALUproject/ripple8bit.xst" -ofn "C:/Users/Vipul/ALUproject/ripple8bit.syr" 
xst -intstyle ise -ifn "C:/Users/Vipul/ALUproject/ripple8bit.xst" -ofn "C:/Users/Vipul/ALUproject/ripple8bit.syr" 
xst -intstyle ise -ifn "C:/Users/Vipul/ALUproject/ripple8bit.xst" -ofn "C:/Users/Vipul/ALUproject/ripple8bit.syr" 
