<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.05.27.14:13:35"
 outputDirectory="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SX280HN2F43E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DDR4A_HOST_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DDR4A_HOST_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HOST_READ_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HOST_READ_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HOST_WRITE_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HOST_WRITE_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MU_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MU_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MU_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="avmm_mmio" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="281474976710656" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk" />
   <property name="associatedReset" value="host_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="64" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avmm_mmio_address" direction="input" role="address" width="48" />
   <port
       name="avmm_mmio_writedata"
       direction="input"
       role="writedata"
       width="64" />
   <port
       name="avmm_mmio_byteenable"
       direction="input"
       role="byteenable"
       width="8" />
   <port name="avmm_mmio_write" direction="input" role="write" width="1" />
   <port name="avmm_mmio_read" direction="input" role="read" width="1" />
   <port
       name="avmm_mmio_readdata"
       direction="output"
       role="readdata"
       width="64" />
   <port
       name="avmm_mmio_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_mmio_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_mmio_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
  </interface>
  <interface name="ddr4a_host" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk" />
   <property name="associatedReset" value="host_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="ddr4a_host_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="ddr4a_host_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="ddr4a_host_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="ddr4a_host_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port
       name="ddr4a_host_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="ddr4a_host_address"
       direction="output"
       role="address"
       width="33" />
   <port name="ddr4a_host_write" direction="output" role="write" width="1" />
   <port name="ddr4a_host_read" direction="output" role="read" width="1" />
   <port
       name="ddr4a_host_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="ddr4a_host_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="dma_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="dma_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="host_read" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk" />
   <property name="associatedReset" value="host_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="64" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="host_read_address" direction="output" role="address" width="48" />
   <port
       name="host_read_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="host_read_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port name="host_read_read" direction="output" role="read" width="1" />
   <port
       name="host_read_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="host_read_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="host_read_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="host_write" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk" />
   <property name="associatedReset" value="host_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="64" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="host_write_address"
       direction="output"
       role="address"
       width="48" />
   <port
       name="host_write_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="host_write_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="host_write_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port name="host_write_write" direction="output" role="write" width="1" />
   <port
       name="host_write_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="host_write_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
   <port
       name="host_write_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="host_reset" kind="reset" start="0">
   <property name="associatedClock" value="dma_clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="host_reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="mu_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mu_clk_clk" direction="input" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="mu_afu_system" version="1.0" name="mu_afu_system">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_HOST_WRITE_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DDR4A_HOST_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DMA_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DDR4A_HOST_ADDRESS_MAP" value="" />
  <parameter name="AUTO_HOST_WRITE_ADDRESS_MAP" value="" />
  <parameter name="AUTO_MU_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_MU_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_HOST_READ_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_HOST_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_MU_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DMA_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DMA_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/synth/mu_afu_system.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/synth/mu_afu_system.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/u204427/ternary_matmul/afu/pd/dma_bbb/msgdma_bbb.qsys" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_csr_bridge"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_ddr4_bridge"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_dma_clock"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_farreach_read"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_farreach_write"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_host_rst"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_id_afu"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_id_dma"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_id_mu"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_matrix_unit"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_mu_clock"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_mu_ddr4a_bridge"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_mu_pgm_ram"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_klgcbhq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_xnlky3q"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_b4phuiq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_hkqphxi"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_bh3mw6y"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_jeqjeai"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_pg2skka"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_ypgelei"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_r226kcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_croojgy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_olxxy2a"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_lkqmjoq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_nq2z62q"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_u7ysgsy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_burst_adapter_191_7phgwai"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_xl3kg5y"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_c6lilqy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_qi6d64a"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_6vqksxa"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_znesz2a"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_34t32ka"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_zeqaxly"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="msgdma_bbb" version="1.0" name="msgdma_bbb">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter
     name="AUTO_MEM_READ_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;mu_afu_ddr4_bridge.s0&apos; start=&apos;0x0&apos; end=&apos;0x200000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_HOST_WRITE_ADDRESS_WIDTH" value="48" />
  <parameter name="AUTO_UNIQUE_ID" value="mu_afu_system_msgdma_bbb" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="AUTO_HOST_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;mu_afu_farreach_write.slave&apos; start=&apos;0x0&apos; end=&apos;0x1000000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_MEM_READ_WRITE_ADDRESS_WIDTH" value="33" />
  <parameter name="AUTO_HOST_READ_ADDRESS_WIDTH" value="48" />
  <parameter
     name="AUTO_HOST_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;mu_afu_farreach_read.slave&apos; start=&apos;0x0&apos; end=&apos;0x1000000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/u204427/ternary_matmul/afu/pd/dma_bbb/msgdma_bbb.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="msgdma_bbb" />
  <messages/>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_csr_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_burst&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;281474976710656&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;mu_afu_csr_bridge.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_burst&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;mu_afu_csr_bridge.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;far_reach_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;Far Reach Avalon-MM Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_csr_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_csr_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_csr_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_csr_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_csr_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_csr_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_csr_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_csr_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_csr_bridge" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_csr_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_ddr4_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;8589934592&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;mu_afu_ddr4_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8589934592&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;mu_afu_ddr4_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_ddr4_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_ddr4_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_ddr4_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_ddr4_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_ddr4_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_ddr4_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_ddr4_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_ddr4_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_ddr4_bridge" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_ddr4_bridge"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mu_afu_dma_clock">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;250000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_dma_clock&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_dma_clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_dma_clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_dma_clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_dma_clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_dma_clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_dma_clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_dma_clock.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_dma_clock" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_dma_clock"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_farreach_read">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_burst&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;281474976710656&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;mu_afu_farreach_read.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_burst&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;mu_afu_farreach_read.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;far_reach_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;Far Reach Avalon-MM Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_farreach_read&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_farreach_read&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_farreach_read&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_farreach_read&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_farreach_read&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_farreach_read&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_farreach_read&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_farreach_read.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_farreach_read" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_farreach_read"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_farreach_write">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s_burst&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;281474976710656&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;mu_afu_farreach_write.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_burst&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;mu_afu_farreach_write.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;far_reach_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;Far Reach Avalon-MM Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_farreach_write&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_farreach_write&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_farreach_write&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_farreach_write&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_farreach_write&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_farreach_write&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_farreach_write&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_farreach_write.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_farreach_write" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_farreach_write"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mu_afu_host_rst">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;250000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_host_rst&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_host_rst&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_host_rst&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_host_rst&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_host_rst&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_host_rst&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_host_rst&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_host_rst.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_host_rst" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_host_rst"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mu_afu_id_afu">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;afu_cfg_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;afu_cfg_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;afu_id_avmm_slave&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;afu_id_avmm_slave&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;afu_cfg_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;afu_cfg_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;afu_cfg_slave&apos; start=&apos;0x0&apos; end=&apos;0x40&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_id_afu&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_afu&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_afu&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_afu&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_afu&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_afu&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_afu&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_id_afu.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_id_afu" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_id_afu"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mu_afu_id_dma">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;afu_cfg_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;afu_cfg_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;afu_id_avmm_slave&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;afu_id_avmm_slave&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;afu_cfg_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;afu_cfg_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;afu_cfg_slave&apos; start=&apos;0x0&apos; end=&apos;0x40&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_id_dma&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_id_dma.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_id_dma" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_id_dma"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mu_afu_id_mu">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;afu_cfg_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;afu_cfg_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;afu_id_avmm_slave&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;afu_id_avmm_slave&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;afu_cfg_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;afu_cfg_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;afu_cfg_slave&apos; start=&apos;0x0&apos; end=&apos;0x40&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_id_mu&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_mu&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_mu&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_mu&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_mu&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_id_mu&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_id_mu&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_id_mu.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_id_mu" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_id_mu"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_matrix_unit">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;avmm_a_csr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_a_csr_address_i&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_a_csr_chipselect_i&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_a_csr_write_i&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_a_csr_writedata_i&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_a_csr_readdata_o&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;1024&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;user_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;user_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_i&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_n_i&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;user_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;avmm_h_ddr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_readdata_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_readdatavalid_i&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_waitreq_i&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_ddr_read_o&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;user_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;avalon_a_imem&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_imem_address_o&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_imem_chipselect_o&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_imem_write_o&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_imem_writedata_o&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_h_imem_readdata_i&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;user_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;avmm_a_csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_a_csr_address_i&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_a_csr_chipselect_i&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_a_csr_write_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_a_csr_writedata_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_a_csr_readdata_o&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;1024&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;user_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;user_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_i&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_n_i&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;user_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;avmm_h_ddr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_readdata_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_readdatavalid_i&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_waitreq_i&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_ddr_read_o&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;user_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;avalon_a_imem&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_imem_address_o&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_imem_chipselect_o&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_imem_write_o&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_imem_writedata_o&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_h_imem_readdata_i&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;user_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;matrix_unit&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;matrix_unit&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;avmm_a_csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;avmm_a_csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;avmm_a_csr&apos; start=&apos;0x0&apos; end=&apos;0x400&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_matrix_unit&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_matrix_unit&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_matrix_unit&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_matrix_unit&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_matrix_unit&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_matrix_unit&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_matrix_unit&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_matrix_unit.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_matrix_unit" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_matrix_unit"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="mu_afu_mu_clock">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;125000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;125000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_mu_clock&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_clock&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_clock&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_mu_clock.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_mu_clock" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_mu_clock"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_mu_ddr4a_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="33" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;8589934592&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;mu_afu_mu_ddr4a_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8589934592&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;mu_afu_mu_ddr4a_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;33&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_mu_ddr4a_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_ddr4a_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_ddr4a_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_ddr4a_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_ddr4a_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_ddr4a_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_ddr4a_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_mu_ddr4a_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_mu_ddr4a_bridge" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_mu_ddr4a_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="mu_afu_mu_pgm_ram">
  <parameter name="hlsFile" value="" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_40_ROUTING 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 0 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 0 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 0 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 1 HAS_NADDER_STYLE_FF 1 HAS_NADDER_STYLE_LCELL_COMB 1 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 1 HAS_SPEED_GRADE_OFFSET 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 0 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 IS_UDM_BASED 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 1 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 1 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PARTIALLY_GOOD_DIE 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 1 QPA_USES_PAN2 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 1 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 1 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 0 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 1 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 1 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="autoInitializationFileName"
     value="mu_afu_system_mu_afu_mu_pgm_ram" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;clken&lt;/name&gt;
                    &lt;role&gt;clken&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s2&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address2&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect2&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;clken2&lt;/name&gt;
                    &lt;role&gt;clken&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write2&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata2&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata2&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;byteenable2&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;512&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s2&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address2&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect2&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken2&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write2&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata2&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata2&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable2&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s1&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;9&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s2&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s2&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;s2&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;9&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="deviceFamily" value="Stratix 10" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;mu_afu_mu_pgm_ram&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_pgm_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_pgm_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_pgm_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_pgm_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;mu_afu_mu_pgm_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;mu_afu_mu_pgm_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/mu_afu_system/mu_afu_mu_pgm_ram.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;&quot;&quot;&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;M20K&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;mu_afu_mu_pgm_ram_mu_afu_mu_pgm_ram&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;M20K&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;512&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;64&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;mu_afu_mu_pgm_ram_mu_afu_mu_pgm_ram&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="mu_afu_mu_pgm_ram" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_mu_pgm_ram"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="mu_afu_system_altera_mm_interconnect_191_klgcbhq">
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mu_afu_matrix_unit_avalon_a_imem_translator} {altera_merlin_master_translator};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {UAV_ADDRESS_W} {9};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_READLATENCY} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_READ} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_CLKEN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {SYNC_RESET} {0};set_instance_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {mu_afu_mu_pgm_ram_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {UAV_ADDRESS_W} {9};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_READ} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s2_translator} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {SYNC_RESET} {0};add_instance {mu_afu_mu_clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0} {mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_universal_master_0/mu_afu_mu_pgm_ram_s2_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avalon_a_imem_translator.reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_mu_pgm_ram_s2_translator.reset} {reset};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avalon_a_imem_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_pgm_ram_s2_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_reset_n_reset_bridge.clk} {clock};add_interface {mu_afu_matrix_unit_avalon_a_imem} {avalon} {slave};set_interface_property {mu_afu_matrix_unit_avalon_a_imem} {EXPORT_OF} {mu_afu_matrix_unit_avalon_a_imem_translator.avalon_anti_master_0};add_interface {mu_afu_mu_pgm_ram_s2} {avalon} {master};set_interface_property {mu_afu_mu_pgm_ram_s2} {EXPORT_OF} {mu_afu_mu_pgm_ram_s2_translator.avalon_anti_slave_0};add_interface {mu_afu_matrix_unit_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {mu_afu_matrix_unit_reset_n_reset_bridge_in_reset} {EXPORT_OF} {mu_afu_matrix_unit_reset_n_reset_bridge.in_reset};add_interface {mu_afu_mu_clock_out_clk} {clock} {slave};set_interface_property {mu_afu_mu_clock_out_clk} {EXPORT_OF} {mu_afu_mu_clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.mu_afu_matrix_unit.avalon_a_imem} {0};set_module_assignment {interconnect_id.mu_afu_mu_pgm_ram.s2} {0};" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_klgcbhq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_klgcbhq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mu_afu_system" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_klgcbhq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="mu_afu_system_altera_mm_interconnect_191_xnlky3q">
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mu_afu_matrix_unit_avmm_h_ddr_translator} {altera_merlin_master_translator};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_ADDRESS_W} {33};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_DATA_W} {8};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {UAV_ADDRESS_W} {33};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_CLKEN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {SYNC_RESET} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {mu_afu_mu_ddr4a_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_ADDRESS_W} {33};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_DATA_W} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {UAV_DATA_W} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {UAV_ADDRESS_W} {33};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_s0_translator} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {SYNC_RESET} {0};add_instance {mu_afu_mu_clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0} {mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_h_ddr_translator.reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_mu_ddr4a_bridge_s0_translator.reset} {reset};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_h_ddr_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_ddr4a_bridge_s0_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_reset_n_reset_bridge.clk} {clock};add_interface {mu_afu_matrix_unit_avmm_h_ddr} {avalon} {slave};set_interface_property {mu_afu_matrix_unit_avmm_h_ddr} {EXPORT_OF} {mu_afu_matrix_unit_avmm_h_ddr_translator.avalon_anti_master_0};add_interface {mu_afu_mu_ddr4a_bridge_s0} {avalon} {master};set_interface_property {mu_afu_mu_ddr4a_bridge_s0} {EXPORT_OF} {mu_afu_mu_ddr4a_bridge_s0_translator.avalon_anti_slave_0};add_interface {mu_afu_matrix_unit_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {mu_afu_matrix_unit_reset_n_reset_bridge_in_reset} {EXPORT_OF} {mu_afu_matrix_unit_reset_n_reset_bridge.in_reset};add_interface {mu_afu_mu_clock_out_clk} {clock} {slave};set_interface_property {mu_afu_mu_clock_out_clk} {EXPORT_OF} {mu_afu_mu_clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.mu_afu_matrix_unit.avmm_h_ddr} {0};set_module_assignment {interconnect_id.mu_afu_mu_ddr4a_bridge.s0} {0};" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_xnlky3q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_xnlky3q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mu_afu_system" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_xnlky3q"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="mu_afu_system_altera_mm_interconnect_191_b4phuiq">
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mu_afu_mu_ddr4a_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_ADDRESS_W} {33};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_DATA_W} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {msgdma_bbb_mem_read_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_ADDRESS_W} {48};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_DATA_W} {512};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {SYNC_RESET} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {mu_afu_ddr4_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_ADDRESS_W} {33};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_translator} {SYNC_RESET} {0};add_instance {mu_afu_mu_ddr4a_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_WUNIQUE} {105};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DOMAIN_H} {104};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DOMAIN_L} {103};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_SNOOP_H} {102};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_SNOOP_L} {99};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BARRIER_H} {98};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BARRIER_L} {97};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_QOS_H} {81};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_QOS_L} {81};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {79};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {79};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {78};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {78};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BURST_TYPE_H} {77};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BURST_TYPE_L} {76};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_CACHE_H} {91};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_CACHE_L} {88};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_THREAD_ID_H} {84};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_THREAD_ID_L} {84};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BURST_SIZE_H} {75};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BURST_SIZE_L} {73};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BEGIN_BURST} {80};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_PROTECTION_H} {87};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_PROTECTION_L} {85};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BURSTWRAP_H} {72};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_SRC_ID_L} {82};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DEST_ID_H} {83};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {ST_DATA_W} {106};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(105) domain(104:103) snoop(102:99) barrier(98:97) ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:9) byteen(8) data(7:0)};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000200000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {ID} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_agent} {SYNC_RESET} {0};add_instance {msgdma_bbb_mem_read_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_WUNIQUE} {672};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DOMAIN_H} {671};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DOMAIN_L} {670};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_SNOOP_H} {669};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_SNOOP_L} {666};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BARRIER_H} {665};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BARRIER_L} {664};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_ORI_BURST_SIZE_H} {663};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_ORI_BURST_SIZE_L} {661};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_RESPONSE_STATUS_H} {660};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_RESPONSE_STATUS_L} {659};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_QOS_H} {648};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_QOS_L} {648};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DATA_SIDEBAND_H} {646};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DATA_SIDEBAND_L} {646};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_ADDR_SIDEBAND_H} {645};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_ADDR_SIDEBAND_L} {645};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BURST_TYPE_H} {644};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BURST_TYPE_L} {643};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_CACHE_H} {658};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_CACHE_L} {655};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_THREAD_ID_H} {651};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_THREAD_ID_L} {651};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BURST_SIZE_H} {642};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BURST_SIZE_L} {640};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_TRANS_EXCLUSIVE} {629};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_TRANS_LOCK} {628};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BEGIN_BURST} {647};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_PROTECTION_H} {654};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_PROTECTION_L} {652};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BURSTWRAP_H} {639};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BURSTWRAP_L} {639};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BYTE_CNT_H} {638};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BYTE_CNT_L} {630};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_ADDR_H} {623};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_TRANS_COMPRESSED_READ} {624};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_TRANS_POSTED} {625};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_TRANS_WRITE} {626};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_TRANS_READ} {627};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DATA_H} {511};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_SRC_ID_H} {649};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_SRC_ID_L} {649};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DEST_ID_H} {650};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {PKT_DEST_ID_L} {650};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {ST_DATA_W} {673};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000200000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {ID} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {msgdma_bbb_mem_read_write_agent} {SYNC_RESET} {0};add_instance {mu_afu_ddr4_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {663};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {661};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {660};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {659};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BURST_SIZE_H} {642};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BURST_SIZE_L} {640};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_TRANS_LOCK} {628};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BEGIN_BURST} {647};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_PROTECTION_H} {654};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_PROTECTION_L} {652};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BURSTWRAP_H} {639};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BURSTWRAP_L} {639};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BYTE_CNT_H} {638};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BYTE_CNT_L} {630};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_ADDR_H} {623};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {624};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_TRANS_POSTED} {625};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_TRANS_WRITE} {626};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_TRANS_READ} {627};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_SRC_ID_H} {649};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_SRC_ID_L} {649};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_DEST_ID_H} {650};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_DEST_ID_L} {650};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {ST_DATA_W} {673};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {ID} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent} {SYNC_RESET} {0};add_instance {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {674};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {512};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x200000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {56};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {87};set_instance_parameter_value {router} {PKT_PROTECTION_L} {85};set_instance_parameter_value {router} {PKT_DEST_ID_H} {83};set_instance_parameter_value {router} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router} {PKT_TRANS_READ} {60};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(105) domain(104:103) snoop(102:99) barrier(98:97) ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x200000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {623};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {654};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {652};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {650};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {650};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {626};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {627};set_instance_parameter_value {router_001} {ST_DATA_W} {673};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {623};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {654};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {652};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {650};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {650};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {626};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {627};set_instance_parameter_value {router_002} {ST_DATA_W} {673};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {673};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {673};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {673};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {628};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 2 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {673};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {673};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {628};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {673};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {628};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};add_instance {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {623};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {638};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {630};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {624};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {626};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {639};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {639};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {642};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {640};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {660};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {659};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {629};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {644};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {643};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {661};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {663};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_ST_DATA_W} {673};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {56};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {63};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {75};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {73};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {77};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {76};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(105) domain(104:103) snoop(102:99) barrier(98:97) ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:9) byteen(8) data(7:0)};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter} {SYNC_RESET} {0};add_instance {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_ADDR_H} {56};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {63};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {59};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {72};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {75};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {73};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {93};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {92};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {77};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {76};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {94};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {96};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_ADDR_H} {623};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {638};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {630};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {624};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {642};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {640};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {660};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {659};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {629};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {644};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {643};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {661};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {663};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_ST_DATA_W} {673};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(105) domain(104:103) snoop(102:99) barrier(98:97) ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:9) byteen(8) data(7:0)};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter} {SYNC_RESET} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {673};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {673};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {673};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {673};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {0};add_instance {mu_afu_ddr4_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mu_afu_ddr4_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mu_afu_ddr4_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mu_afu_ddr4_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mu_afu_ddr4_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {mu_afu_mu_clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {mu_afu_dma_clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mu_afu_dma_clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {mu_afu_dma_clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0} {mu_afu_mu_ddr4a_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_universal_master_0/mu_afu_mu_ddr4a_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0} {msgdma_bbb_mem_read_write_agent.av} {avalon};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {defaultConnection} {false};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {domainAlias} {};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {msgdma_bbb_mem_read_write_translator.avalon_universal_master_0/msgdma_bbb_mem_read_write_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux_001.src} {msgdma_bbb_mem_read_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_bbb_mem_read_write_agent.rp} {qsys_mm.response};add_connection {mu_afu_ddr4_bridge_s0_agent.m0} {mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_ddr4_bridge_s0_agent.m0/mu_afu_ddr4_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_ddr4_bridge_s0_agent.rf_source} {mu_afu_ddr4_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mu_afu_ddr4_bridge_s0_agent_rsp_fifo.out} {mu_afu_ddr4_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {mu_afu_ddr4_bridge_s0_agent.rdata_fifo_src} {mu_afu_ddr4_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mu_afu_ddr4_bridge_s0_agent_rdata_fifo.out} {mu_afu_ddr4_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {mu_afu_ddr4_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mu_afu_ddr4_bridge_s0_agent.cp} {qsys_mm.command};add_connection {mu_afu_mu_ddr4a_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_mu_ddr4a_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {msgdma_bbb_mem_read_write_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_bbb_mem_read_write_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {mu_afu_ddr4_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_ddr4_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux.src} {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter.src} {mu_afu_mu_ddr4a_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter.src/mu_afu_mu_ddr4a_bridge_m0_agent.rp} {qsys_mm.response};add_connection {router.src} {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router.src/mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter.src/cmd_demux.sink} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {msgdma_bbb_mem_read_write_translator.reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {mu_afu_ddr4_bridge_s0_translator.reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {msgdma_bbb_mem_read_write_agent.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {mu_afu_ddr4_bridge_s0_agent.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {mu_afu_ddr4_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {mu_afu_ddr4_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {mu_afu_ddr4_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {mu_afu_mu_ddr4a_bridge_m0_translator.reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {mu_afu_mu_ddr4a_bridge_m0_agent.clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter.clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_ddr4a_bridge_m0_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_ddr4a_bridge_m0_agent.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {msgdma_bbb_mem_read_write_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_ddr4_bridge_s0_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {msgdma_bbb_mem_read_write_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_ddr4_bridge_s0_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_ddr4_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_ddr4_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_ddr4_bridge_reset_reset_bridge.clk} {clock};add_interface {mu_afu_mu_ddr4a_bridge_m0} {avalon} {slave};set_interface_property {mu_afu_mu_ddr4a_bridge_m0} {EXPORT_OF} {mu_afu_mu_ddr4a_bridge_m0_translator.avalon_anti_master_0};add_interface {msgdma_bbb_mem_read_write} {avalon} {slave};set_interface_property {msgdma_bbb_mem_read_write} {EXPORT_OF} {msgdma_bbb_mem_read_write_translator.avalon_anti_master_0};add_interface {mu_afu_ddr4_bridge_s0} {avalon} {master};set_interface_property {mu_afu_ddr4_bridge_s0} {EXPORT_OF} {mu_afu_ddr4_bridge_s0_translator.avalon_anti_slave_0};add_interface {mu_afu_ddr4_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mu_afu_ddr4_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mu_afu_ddr4_bridge_reset_reset_bridge.in_reset};add_interface {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {mu_afu_mu_ddr4a_bridge_m0_translator_reset_reset_bridge.in_reset};add_interface {mu_afu_mu_clock_out_clk} {clock} {slave};set_interface_property {mu_afu_mu_clock_out_clk} {EXPORT_OF} {mu_afu_mu_clock_out_clk_clock_bridge.in_clk};add_interface {mu_afu_dma_clock_out_clk} {clock} {slave};set_interface_property {mu_afu_dma_clock_out_clk} {EXPORT_OF} {mu_afu_dma_clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.msgdma_bbb.mem_read_write} {0};set_module_assignment {interconnect_id.mu_afu_ddr4_bridge.s0} {0};set_module_assignment {interconnect_id.mu_afu_mu_ddr4a_bridge.m0} {1};" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_b4phuiq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_b4phuiq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mu_afu_system" as="mm_interconnect_4" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_b4phuiq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_hkqphxi"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_bh3mw6y"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_jeqjeai"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_pg2skka"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_ypgelei"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_r226kcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_croojgy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="mu_afu_system_altera_mm_interconnect_191_olxxy2a">
  <parameter name="AUTO_DEVICE" value="1SX280HN2F43E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mu_afu_csr_bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {mu_afu_id_afu_afu_cfg_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_translator} {SYNC_RESET} {0};add_instance {mu_afu_id_mu_afu_cfg_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_translator} {SYNC_RESET} {0};add_instance {mu_afu_id_dma_afu_cfg_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_READ} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_translator} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_READ} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_translator} {SYNC_RESET} {0};add_instance {msgdma_bbb_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_DATA_W} {64};set_instance_parameter_value {msgdma_bbb_csr_translator} {UAV_DATA_W} {64};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {msgdma_bbb_csr_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {msgdma_bbb_csr_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {msgdma_bbb_csr_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {msgdma_bbb_csr_translator} {SYNC_RESET} {0};add_instance {mu_afu_mu_pgm_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {UAV_ADDRESS_W} {48};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_translator} {SYNC_RESET} {0};add_instance {mu_afu_csr_bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_WUNIQUE} {167};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DOMAIN_H} {166};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DOMAIN_L} {165};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_SNOOP_H} {164};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_SNOOP_L} {161};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BARRIER_H} {160};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BARRIER_L} {159};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_QOS_H} {139};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_QOS_L} {139};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DATA_SIDEBAND_H} {137};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DATA_SIDEBAND_L} {137};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {136};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {136};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BURST_TYPE_H} {135};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BURST_TYPE_L} {134};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_CACHE_H} {153};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_CACHE_L} {150};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_THREAD_ID_H} {146};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_THREAD_ID_L} {146};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {125};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BEGIN_BURST} {138};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_PROTECTION_H} {149};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_PROTECTION_L} {147};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BURSTWRAP_H} {130};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_TRANS_READ} {123};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DEST_ID_H} {145};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {ST_DATA_W} {168};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000340&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000240&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;msgdma_bbb_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {ID} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_agent} {SYNC_RESET} {0};add_instance {mu_afu_id_afu_afu_cfg_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BEGIN_BURST} {138};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_PROTECTION_H} {149};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_PROTECTION_L} {147};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BURSTWRAP_H} {130};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_TRANS_READ} {123};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_DEST_ID_H} {145};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {ST_DATA_W} {168};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {ID} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent} {SYNC_RESET} {0};add_instance {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {169};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_id_mu_afu_cfg_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BEGIN_BURST} {138};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_PROTECTION_H} {149};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_PROTECTION_L} {147};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BURSTWRAP_H} {130};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_TRANS_READ} {123};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_DEST_ID_H} {145};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {ST_DATA_W} {168};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {ID} {3};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent} {SYNC_RESET} {0};add_instance {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {169};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_id_dma_afu_cfg_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BEGIN_BURST} {138};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_PROTECTION_H} {149};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_PROTECTION_L} {147};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BURSTWRAP_H} {130};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_TRANS_READ} {123};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_DEST_ID_H} {145};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {ST_DATA_W} {168};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {ID} {2};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent} {SYNC_RESET} {0};add_instance {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {169};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BURST_SIZE_H} {97};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BURST_SIZE_L} {95};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_TRANS_LOCK} {88};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BEGIN_BURST} {102};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_PROTECTION_H} {113};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_PROTECTION_L} {111};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BURSTWRAP_H} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BURSTWRAP_L} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BYTE_CNT_H} {93};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BYTE_CNT_L} {90};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_ADDR_H} {83};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_TRANS_COMPRESSED_READ} {84};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_TRANS_POSTED} {85};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_TRANS_WRITE} {86};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_TRANS_READ} {87};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_SRC_ID_L} {104};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_DEST_ID_H} {109};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {ST_DATA_W} {132};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {ID} {4};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {msgdma_bbb_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BURST_SIZE_H} {133};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BURST_SIZE_L} {131};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BEGIN_BURST} {138};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_PROTECTION_H} {149};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_PROTECTION_L} {147};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BURSTWRAP_H} {130};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_ADDR_H} {119};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_TRANS_READ} {123};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_DATA_H} {63};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_DEST_ID_H} {145};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {msgdma_bbb_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_bbb_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {msgdma_bbb_csr_agent} {ST_DATA_W} {168};set_instance_parameter_value {msgdma_bbb_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {msgdma_bbb_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {msgdma_bbb_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_bbb_csr_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {msgdma_bbb_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_bbb_csr_agent} {ID} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {msgdma_bbb_csr_agent} {SYNC_RESET} {0};add_instance {msgdma_bbb_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {169};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {msgdma_bbb_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_mu_pgm_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BEGIN_BURST} {138};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_PROTECTION_H} {149};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_PROTECTION_L} {147};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BURSTWRAP_H} {130};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_TRANS_READ} {123};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_DEST_ID_H} {145};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {ST_DATA_W} {168};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {ID} {5};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent} {SYNC_RESET} {0};add_instance {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {169};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 2 3 4 5 };set_instance_parameter_value {router} {CHANNEL_ID} {000001 010000 000100 000010 001000 100000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x400 0x1000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x200 0x240 0x340 0x800 0x1200 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {119};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {149};set_instance_parameter_value {router} {PKT_PROTECTION_L} {147};set_instance_parameter_value {router} {PKT_DEST_ID_H} {145};set_instance_parameter_value {router} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {router} {PKT_TRANS_READ} {123};set_instance_parameter_value {router} {ST_DATA_W} {168};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {119};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {149};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {147};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {145};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {123};set_instance_parameter_value {router_001} {ST_DATA_W} {168};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {119};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {149};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {147};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {145};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {123};set_instance_parameter_value {router_002} {ST_DATA_W} {168};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {119};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {149};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {147};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {145};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {123};set_instance_parameter_value {router_003} {ST_DATA_W} {168};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {83};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {113};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {111};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {109};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {86};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {87};set_instance_parameter_value {router_004} {ST_DATA_W} {132};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {119};set_instance_parameter_value {router_005} {PKT_ADDR_L} {72};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {149};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {147};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {145};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {123};set_instance_parameter_value {router_005} {ST_DATA_W} {168};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {119};set_instance_parameter_value {router_006} {PKT_ADDR_L} {72};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {149};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {147};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {145};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {123};set_instance_parameter_value {router_006} {ST_DATA_W} {168};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {mu_afu_csr_bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {SYNC_RESET} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_DEST_ID_H} {145};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_DEST_ID_L} {143};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_SRC_ID_H} {142};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_SRC_ID_L} {140};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_TRANS_POSTED} {121};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_THREAD_ID_H} {146};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PKT_THREAD_ID_L} {146};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {ST_DATA_W} {168};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_csr_bridge_master_limiter} {REORDER} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_ADDR_H} {83};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BEGIN_BURST} {102};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BYTE_CNT_H} {93};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BYTE_CNT_L} {90};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BURST_SIZE_H} {97};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BURST_SIZE_L} {95};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BURST_TYPE_H} {99};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BURST_TYPE_L} {98};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BURSTWRAP_H} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_BURSTWRAP_L} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {84};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_TRANS_WRITE} {86};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PKT_TRANS_READ} {87};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {ST_DATA_W} {132};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {OUT_BYTE_CNT_H} {92};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {OUT_BURSTWRAP_H} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {168};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {168};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {168};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {168};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {168};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {168};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {168};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {168};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {168};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {168};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {168};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {168};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {168};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {168};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {124};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_ADDR_H} {83};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {93};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {90};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {84};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {86};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {94};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {97};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {95};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {89};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {99};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {98};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_ST_DATA_W} {132};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {125};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {135};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {134};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_ST_DATA_W} {168};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_ADDR_H} {119};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {129};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {126};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {120};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {122};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {130};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {130};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {133};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {131};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {155};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {154};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {125};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {135};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {134};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {156};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {158};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_ST_DATA_W} {168};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_ADDR_H} {83};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {93};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {90};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {84};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {97};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {95};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {89};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {99};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {98};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_ST_DATA_W} {132};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter} {SYNC_RESET} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {168};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {168};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {168};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {168};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {168};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {168};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {168};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {168};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {0};add_instance {mu_afu_matrix_unit_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mu_afu_matrix_unit_reset_n_reset_bridge} {SYNC_RESET} {0};add_instance {mu_afu_csr_bridge_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mu_afu_csr_bridge_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mu_afu_csr_bridge_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mu_afu_csr_bridge_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mu_afu_csr_bridge_master_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {mu_afu_dma_clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mu_afu_dma_clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {mu_afu_dma_clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {mu_afu_mu_clock_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {mu_afu_mu_clock_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mu_afu_csr_bridge_master_translator.avalon_universal_master_0} {mu_afu_csr_bridge_master_agent.av} {avalon};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {domainAlias} {};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_csr_bridge_master_translator.avalon_universal_master_0/mu_afu_csr_bridge_master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_id_afu_afu_cfg_slave_agent.m0} {mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_id_afu_afu_cfg_slave_agent.m0/mu_afu_id_afu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_id_afu_afu_cfg_slave_agent.rf_source} {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo.out} {mu_afu_id_afu_afu_cfg_slave_agent.rf_sink} {avalon_streaming};add_connection {mu_afu_id_afu_afu_cfg_slave_agent.rdata_fifo_src} {mu_afu_id_afu_afu_cfg_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {mu_afu_id_afu_afu_cfg_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mu_afu_id_afu_afu_cfg_slave_agent.cp} {qsys_mm.command};add_connection {mu_afu_id_mu_afu_cfg_slave_agent.m0} {mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_id_mu_afu_cfg_slave_agent.m0/mu_afu_id_mu_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_id_mu_afu_cfg_slave_agent.rf_source} {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo.out} {mu_afu_id_mu_afu_cfg_slave_agent.rf_sink} {avalon_streaming};add_connection {mu_afu_id_mu_afu_cfg_slave_agent.rdata_fifo_src} {mu_afu_id_mu_afu_cfg_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {mu_afu_id_mu_afu_cfg_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mu_afu_id_mu_afu_cfg_slave_agent.cp} {qsys_mm.command};add_connection {mu_afu_id_dma_afu_cfg_slave_agent.m0} {mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_id_dma_afu_cfg_slave_agent.m0/mu_afu_id_dma_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_id_dma_afu_cfg_slave_agent.rf_source} {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo.out} {mu_afu_id_dma_afu_cfg_slave_agent.rf_sink} {avalon_streaming};add_connection {mu_afu_id_dma_afu_cfg_slave_agent.rdata_fifo_src} {mu_afu_id_dma_afu_cfg_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {mu_afu_id_dma_afu_cfg_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/mu_afu_id_dma_afu_cfg_slave_agent.cp} {qsys_mm.command};add_connection {mu_afu_matrix_unit_avmm_a_csr_agent.m0} {mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_matrix_unit_avmm_a_csr_agent.m0/mu_afu_matrix_unit_avmm_a_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_matrix_unit_avmm_a_csr_agent.rf_source} {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo.out} {mu_afu_matrix_unit_avmm_a_csr_agent.rf_sink} {avalon_streaming};add_connection {mu_afu_matrix_unit_avmm_a_csr_agent.rdata_fifo_src} {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo.out} {mu_afu_matrix_unit_avmm_a_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {msgdma_bbb_csr_agent.m0} {msgdma_bbb_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {msgdma_bbb_csr_agent.m0/msgdma_bbb_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {msgdma_bbb_csr_agent.rf_source} {msgdma_bbb_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_bbb_csr_agent_rsp_fifo.out} {msgdma_bbb_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_bbb_csr_agent.rdata_fifo_src} {msgdma_bbb_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {msgdma_bbb_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/msgdma_bbb_csr_agent.cp} {qsys_mm.command};add_connection {mu_afu_mu_pgm_ram_s1_agent.m0} {mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mu_afu_mu_pgm_ram_s1_agent.m0/mu_afu_mu_pgm_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {mu_afu_mu_pgm_ram_s1_agent.rf_source} {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo.out} {mu_afu_mu_pgm_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {mu_afu_mu_pgm_ram_s1_agent.rdata_fifo_src} {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo.out} {mu_afu_mu_pgm_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {mu_afu_mu_pgm_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/mu_afu_mu_pgm_ram_s1_agent.cp} {qsys_mm.command};add_connection {mu_afu_csr_bridge_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_csr_bridge_master_agent.cp/router.sink} {qsys_mm.command};add_connection {mu_afu_id_afu_afu_cfg_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_id_afu_afu_cfg_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {mu_afu_id_mu_afu_cfg_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_id_mu_afu_cfg_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {mu_afu_id_dma_afu_cfg_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_id_dma_afu_cfg_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {mu_afu_matrix_unit_avmm_a_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_matrix_unit_avmm_a_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {msgdma_bbb_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {msgdma_bbb_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {mu_afu_mu_pgm_ram_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_mu_pgm_ram_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {mu_afu_csr_bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mu_afu_csr_bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {mu_afu_csr_bridge_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_csr_bridge_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mu_afu_csr_bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mu_afu_csr_bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {mu_afu_csr_bridge_master_limiter.rsp_src} {mu_afu_csr_bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {mu_afu_csr_bridge_master_limiter.rsp_src/mu_afu_csr_bridge_master_agent.rp} {qsys_mm.response};add_connection {mu_afu_matrix_unit_avmm_a_csr_burst_adapter.source0} {mu_afu_matrix_unit_avmm_a_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {mu_afu_matrix_unit_avmm_a_csr_burst_adapter.source0/mu_afu_matrix_unit_avmm_a_csr_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_004.src} {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter.src} {mu_afu_matrix_unit_avmm_a_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter.src/mu_afu_matrix_unit_avmm_a_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_005.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink5} {qsys_mm.response};add_connection {mu_afu_csr_bridge_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_translator.reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_mu_pgm_ram_s1_translator.reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_agent.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_mu_pgm_ram_s1_agent.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_burst_adapter.cr0_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter.clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {mu_afu_matrix_unit_reset_n_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_csr_bridge_master_translator.reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_afu_afu_cfg_slave_translator.reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_mu_afu_cfg_slave_translator.reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_dma_afu_cfg_slave_translator.reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {msgdma_bbb_csr_translator.reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_csr_bridge_master_agent.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_afu_afu_cfg_slave_agent.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_mu_afu_cfg_slave_agent.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_dma_afu_cfg_slave_agent.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {msgdma_bbb_csr_agent.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {msgdma_bbb_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {mu_afu_csr_bridge_master_limiter.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {mu_afu_csr_bridge_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_csr_bridge_master_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_afu_afu_cfg_slave_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_mu_afu_cfg_slave_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_dma_afu_cfg_slave_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {msgdma_bbb_csr_translator.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_csr_bridge_master_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_afu_afu_cfg_slave_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_mu_afu_cfg_slave_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_dma_afu_cfg_slave_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {msgdma_bbb_csr_agent.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {msgdma_bbb_csr_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_csr_bridge_master_limiter.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {mu_afu_dma_clock_out_clk_clock_bridge.out_clk} {mu_afu_csr_bridge_master_translator_reset_reset_bridge.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_pgm_ram_s1_translator.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_agent.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_pgm_ram_s1_agent.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_pgm_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_mu_pgm_ram_s1_agent_rdata_fifo.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_burst_adapter.cr0} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter.clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {mu_afu_mu_clock_out_clk_clock_bridge.out_clk} {mu_afu_matrix_unit_reset_n_reset_bridge.clk} {clock};add_interface {mu_afu_csr_bridge_master} {avalon} {slave};set_interface_property {mu_afu_csr_bridge_master} {EXPORT_OF} {mu_afu_csr_bridge_master_translator.avalon_anti_master_0};add_interface {mu_afu_id_afu_afu_cfg_slave} {avalon} {master};set_interface_property {mu_afu_id_afu_afu_cfg_slave} {EXPORT_OF} {mu_afu_id_afu_afu_cfg_slave_translator.avalon_anti_slave_0};add_interface {mu_afu_id_mu_afu_cfg_slave} {avalon} {master};set_interface_property {mu_afu_id_mu_afu_cfg_slave} {EXPORT_OF} {mu_afu_id_mu_afu_cfg_slave_translator.avalon_anti_slave_0};add_interface {mu_afu_id_dma_afu_cfg_slave} {avalon} {master};set_interface_property {mu_afu_id_dma_afu_cfg_slave} {EXPORT_OF} {mu_afu_id_dma_afu_cfg_slave_translator.avalon_anti_slave_0};add_interface {mu_afu_matrix_unit_avmm_a_csr} {avalon} {master};set_interface_property {mu_afu_matrix_unit_avmm_a_csr} {EXPORT_OF} {mu_afu_matrix_unit_avmm_a_csr_translator.avalon_anti_slave_0};add_interface {msgdma_bbb_csr} {avalon} {master};set_interface_property {msgdma_bbb_csr} {EXPORT_OF} {msgdma_bbb_csr_translator.avalon_anti_slave_0};add_interface {mu_afu_mu_pgm_ram_s1} {avalon} {master};set_interface_property {mu_afu_mu_pgm_ram_s1} {EXPORT_OF} {mu_afu_mu_pgm_ram_s1_translator.avalon_anti_slave_0};add_interface {mu_afu_matrix_unit_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {mu_afu_matrix_unit_reset_n_reset_bridge_in_reset} {EXPORT_OF} {mu_afu_matrix_unit_reset_n_reset_bridge.in_reset};add_interface {mu_afu_csr_bridge_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mu_afu_csr_bridge_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {mu_afu_csr_bridge_master_translator_reset_reset_bridge.in_reset};add_interface {mu_afu_dma_clock_out_clk} {clock} {slave};set_interface_property {mu_afu_dma_clock_out_clk} {EXPORT_OF} {mu_afu_dma_clock_out_clk_clock_bridge.in_clk};add_interface {mu_afu_mu_clock_out_clk} {clock} {slave};set_interface_property {mu_afu_mu_clock_out_clk} {EXPORT_OF} {mu_afu_mu_clock_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.msgdma_bbb.csr} {0};set_module_assignment {interconnect_id.mu_afu_csr_bridge.master} {0};set_module_assignment {interconnect_id.mu_afu_id_afu.afu_cfg_slave} {1};set_module_assignment {interconnect_id.mu_afu_id_dma.afu_cfg_slave} {2};set_module_assignment {interconnect_id.mu_afu_id_mu.afu_cfg_slave} {3};set_module_assignment {interconnect_id.mu_afu_matrix_unit.avmm_a_csr} {4};set_module_assignment {interconnect_id.mu_afu_mu_pgm_ram.s1} {5};" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_olxxy2a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_mm_interconnect_191/synth/mu_afu_system_altera_mm_interconnect_191_olxxy2a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mu_afu_system" as="mm_interconnect_5" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_mm_interconnect_191_olxxy2a"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_lkqmjoq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_nq2z62q"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_u7ysgsy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_burst_adapter_191_7phgwai"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_xl3kg5y"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_c6lilqy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_qi6d64a"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_6vqksxa"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_znesz2a"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_34t32ka"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_zeqaxly"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mu_afu_system" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="mu_afu_system_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_master_translator_191/synth/mu_afu_system_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_master_translator_191/synth/mu_afu_system_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_klgcbhq"
     as="mu_afu_matrix_unit_avalon_a_imem_translator" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_xnlky3q"
     as="mu_afu_matrix_unit_avmm_h_ddr_translator" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_mu_ddr4a_bridge_m0_translator,msgdma_bbb_mem_read_write_translator" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_csr_bridge_master_translator" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="mu_afu_system_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_slave_translator_191/synth/mu_afu_system_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_slave_translator_191/synth/mu_afu_system_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_klgcbhq"
     as="mu_afu_mu_pgm_ram_s2_translator" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_xnlky3q"
     as="mu_afu_mu_ddr4a_bridge_s0_translator" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_ddr4_bridge_s0_translator" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_id_afu_afu_cfg_slave_translator,mu_afu_id_mu_afu_cfg_slave_translator,mu_afu_id_dma_afu_cfg_slave_translator,mu_afu_matrix_unit_avmm_a_csr_translator,msgdma_bbb_csr_translator,mu_afu_mu_pgm_ram_s1_translator" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="mu_afu_system_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_master_agent_191/synth/mu_afu_system_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_master_agent_191/synth/mu_afu_system_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_mu_ddr4a_bridge_m0_agent,msgdma_bbb_mem_read_write_agent" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_csr_bridge_master_agent" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="mu_afu_system_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_slave_agent_191/synth/mu_afu_system_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_slave_agent_191/synth/mu_afu_system_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_ddr4_bridge_s0_agent" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_id_afu_afu_cfg_slave_agent,mu_afu_id_mu_afu_cfg_slave_agent,mu_afu_id_dma_afu_cfg_slave_agent,mu_afu_matrix_unit_avmm_a_csr_agent,msgdma_bbb_csr_agent,mu_afu_mu_pgm_ram_s1_agent" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="mu_afu_system_altera_merlin_router_191_hkqphxi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x200000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="83" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="87" />
  <parameter name="END_ADDRESS" value="0x200000000" />
  <parameter name="PKT_PROTECTION_L" value="85" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_hkqphxi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_hkqphxi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="router" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_hkqphxi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="mu_afu_system_altera_merlin_router_191_bh3mw6y">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="627" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x200000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="623" />
  <parameter name="PKT_DEST_ID_H" value="650" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="650" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="673" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="654" />
  <parameter name="END_ADDRESS" value="0x200000000" />
  <parameter name="PKT_PROTECTION_L" value="652" />
  <parameter name="PKT_TRANS_WRITE" value="626" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_bh3mw6y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_bh3mw6y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="router_001" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_bh3mw6y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="mu_afu_system_altera_merlin_router_191_jeqjeai">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="627" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="623" />
  <parameter name="PKT_DEST_ID_H" value="650" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="650" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="673" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="654" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="652" />
  <parameter name="PKT_TRANS_WRITE" value="626" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_jeqjeai.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_jeqjeai.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="router_002" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_jeqjeai"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ST_DATA_W" value="673" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_kuuxkea"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_multiplexer_191_pg2skka">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,2" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="673" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="628" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_pg2skka.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_pg2skka.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_pg2skka"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_demultiplexer_191_ypgelei">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ST_DATA_W" value="673" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_ypgelei.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_ypgelei.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_ypgelei"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_multiplexer_191_r226kcq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="673" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="628" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_r226kcq.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_r226kcq.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_r226kcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="mu_afu_system_altera_merlin_width_adapter_191_croojgy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="96" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="94" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="663" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(105) domain(104:103) snoop(102:99) barrier(98:97) ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:9) byteen(8) data(7:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="661" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_croojgy.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_croojgy.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_mu_ddr4a_bridge_m0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_croojgy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="663" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="661" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="96" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(672) domain(671:670) snoop(669:666) barrier(665:664) ori_burst_size(663:661) response_status(660:659) cache(658:655) protection(654:652) thread_id(651) dest_id(650) src_id(649) qos(648) begin_burst(647) data_sideband(646) addr_sideband(645) burst_type(644:643) burst_size(642:640) burstwrap(639) byte_cnt(638:630) trans_exclusive(629) trans_lock(628) trans_read(627) trans_write(626) trans_posted(625) trans_compressed_read(624) addr(623:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(105) domain(104:103) snoop(102:99) barrier(98:97) ori_burst_size(96:94) response_status(93:92) cache(91:88) protection(87:85) thread_id(84) dest_id(83) src_id(82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72) byte_cnt(71:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="94" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_mu_ddr4a_bridge_m0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_ewxmhlq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_handshake_clock_crosser"
   version="19.1"
   name="mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="673" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="crosser,crosser_001" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_qbucrri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="mu_afu_system_altera_merlin_router_191_lkqmjoq">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="123" />
  <parameter name="START_ADDRESS" value="0x0,0x100,0x200,0x300,0x400,0x1000" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:000001:0x0:0x40:both:1:0:0:1,0:010000:0x100:0x200:both:1:0:0:1,2:000100:0x200:0x240:both:1:0:0:1,3:000010:0x300:0x340:both:1:0:0:1,4:001000:0x400:0x800:both:1:0:0:1,5:100000:0x1000:0x1200:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="119" />
  <parameter name="PKT_DEST_ID_H" value="145" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="143" />
  <parameter name="CHANNEL_ID" value="000001,010000,000100,000010,001000,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="168" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="149" />
  <parameter name="END_ADDRESS" value="0x40,0x200,0x240,0x340,0x800,0x1200" />
  <parameter name="PKT_PROTECTION_L" value="147" />
  <parameter name="PKT_TRANS_WRITE" value="122" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="1,0,2,3,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_lkqmjoq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_lkqmjoq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="router" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_lkqmjoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="mu_afu_system_altera_merlin_router_191_nq2z62q">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="123" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="119" />
  <parameter name="PKT_DEST_ID_H" value="145" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="143" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="168" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="149" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="147" />
  <parameter name="PKT_TRANS_WRITE" value="122" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_nq2z62q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_nq2z62q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="router_001,router_002,router_003,router_005,router_006" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_nq2z62q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="mu_afu_system_altera_merlin_router_191_u7ysgsy">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="87" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="83" />
  <parameter name="PKT_DEST_ID_H" value="109" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="107" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="132" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="113" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="111" />
  <parameter name="PKT_TRANS_WRITE" value="86" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_u7ysgsy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_router_191/synth/mu_afu_system_altera_merlin_router_191_u7ysgsy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="router_004" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_router_191_u7ysgsy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_csr_bridge_master_limiter" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.1"
   name="mu_afu_system_altera_merlin_burst_adapter_191_7phgwai">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="84" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/mu_afu_system_altera_merlin_burst_adapter_191_7phgwai.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/mu_afu_system_altera_merlin_burst_adapter_191_7phgwai.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_matrix_unit_avmm_a_csr_burst_adapter" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_burst_adapter_191_7phgwai"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_demultiplexer_191_xl3kg5y">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ST_DATA_W" value="168" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_xl3kg5y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_xl3kg5y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_xl3kg5y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_multiplexer_191_c6lilqy">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="168" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="124" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_c6lilqy.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_c6lilqy.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_c6lilqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_demultiplexer_191_qi6d64a">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ST_DATA_W" value="168" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_qi6d64a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_demultiplexer_191/synth/mu_afu_system_altera_merlin_demultiplexer_191_qi6d64a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_demultiplexer_191_qi6d64a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="mu_afu_system_altera_merlin_multiplexer_191_6vqksxa">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="168" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="124" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_6vqksxa.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/mu_afu_system_altera_merlin_multiplexer_191_6vqksxa.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_multiplexer_191_6vqksxa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="mu_afu_system_altera_merlin_width_adapter_191_znesz2a">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="158" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="156" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="122" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="120" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_znesz2a.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_znesz2a.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_matrix_unit_avmm_a_csr_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_znesz2a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="mu_afu_system_altera_merlin_width_adapter_191_34t32ka">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="122" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="120" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="158" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(131) domain(130:129) snoop(128:125) barrier(124:123) ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110) dest_id(109:107) src_id(106:104) qos(103) begin_burst(102) data_sideband(101) addr_sideband(100) burst_type(99:98) burst_size(97:95) burstwrap(94) byte_cnt(93:90) trans_exclusive(89) trans_lock(88) trans_read(87) trans_write(86) trans_posted(85) trans_compressed_read(84) addr(83:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(167) domain(166:165) snoop(164:161) barrier(160:159) ori_burst_size(158:156) response_status(155:154) cache(153:150) protection(149:147) thread_id(146) dest_id(145:143) src_id(142:140) qos(139) begin_burst(138) data_sideband(137) addr_sideband(136) burst_type(135:134) burst_size(133:131) burstwrap(130) byte_cnt(129:126) trans_exclusive(125) trans_lock(124) trans_read(123) trans_write(122) trans_posted(121) trans_compressed_read(120) addr(119:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="156" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_34t32ka.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/mu_afu_system_altera_merlin_width_adapter_191_34t32ka.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_matrix_unit_avmm_a_csr_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_width_adapter_191_34t32ka"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_handshake_clock_crosser"
   version="19.1"
   name="mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_zeqaxly">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="168" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="6" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_zeqaxly.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_zeqaxly.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_st_handshake_clock_crosser_191/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_st_handshake_clock_crosser_191_zeqaxly"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy">
  <parameter name="FIFO_DEPTH" value="8" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="5" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.1"
   name="mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_sc_fifo_191/synth/mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_avalon_sc_fifo_191/synth/mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_b4phuiq"
     as="mu_afu_ddr4_bridge_s0_agent_rsp_fifo,mu_afu_ddr4_bridge_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="mu_afu_system_altera_mm_interconnect_191_olxxy2a"
     as="mu_afu_id_afu_afu_cfg_slave_agent_rsp_fifo,mu_afu_id_mu_afu_cfg_slave_agent_rsp_fifo,mu_afu_id_dma_afu_cfg_slave_agent_rsp_fifo,mu_afu_matrix_unit_avmm_a_csr_agent_rsp_fifo,mu_afu_matrix_unit_avmm_a_csr_agent_rdata_fifo,msgdma_bbb_csr_agent_rsp_fifo,mu_afu_mu_pgm_ram_s1_agent_rsp_fifo,mu_afu_mu_pgm_ram_s1_agent_rdata_fifo" />
  <instantiator
     instantiator="mu_afu_system_altera_merlin_traffic_limiter_191_6cw75sy"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i">
  <parameter name="IMPL" value="reg" />
  <parameter name="FIFO_DEPTH" value="8" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ALMOST_FULL_THRESHOLD" value="8" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="5" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="SHOWAHEAD" value="1" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/altera_merlin_traffic_limiter_191/synth/mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="mu_afu_system_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i"</message>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="alt_hiconnect_sc_fifo"
   version="19.1"
   name="mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq">
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/u204427/ternary_matmul/afu/pd/mu_afu_system/mu_afu_system/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mu_afu_system_altera_merlin_traffic_limiter_191_bh7n27i"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="mu_afu_system">"Generating: mu_afu_system_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
</deploy>
